ENSONIQ AudioPCITM 97 ES1371 Specification

1. INTRODUCTION

AudioPCI 97 is the new ENSONIQ AC97 digital controller which provides the next generation of audio performance to the PC market. AudioPCI 97 is a 5.0 Volt PCI bus compatible device that enables the ENSONIQ SoundScape PCI solution. AudioPCI 97 along with an AC97 CODEC offer the next generation of audio performance in a PC while maintaining full legacy compatibility without old ISA bus solutions. Some of the capabilities of AudioPCI 97 are:

- SoundScape WaveTable synthesizer .
- Full DOS Game Compatibility
- Multiple sample rate support
- PCI Bus Master for fast DMA
- Sounds are stored in Main memory.
- Access to Ensoniq's World Famous Sound Library of over 4000 Sounds
- 3 Stereo inputs and 3 mono inputs can be mixed into the output stream.
- Direct I/O space access of the control registers.
- 100 Pin PQFP or TQFP
- External I²S input
- No ISA bus pins required
- Fully Compliant with PC97 Power Management specification

2. DESIGN CONCEPT

AudioPCI 97 is a PCI bus master and slave device that is best understood by looking at the device as four interactive subsystems: the PCI interface, DMA control, LEGACY functions, and the CODEC.

2.1. PCI Interface

The PCI subsystem is a bus master interface that performs the memory accesses to keep the Audio cache buffers full and empties the A/D Converter (or I2S input) buffer to main memory as required. The fundamental concept of AudioPCI 97 is that the PCI interface controller has a sufficiently large internal (on-chip) memory cache to meet the memory bandwidth requirements. There is a Sound Cache block of 64 bytes for each of the audio channels. It is the responsibility of the DMA control and the software to keep the buffers full.

All system control registers are accessed via I/O on the PCI bus. AudioPCI 97 uses 16 Long Words in the I/O space for control registers. All registers are read as Long Words. All registers are written in byte word or longword format.

2.2. DMA Control

AudioPCI 97 essentially implements a 3 channel DMA controller. These virtual DMA channels are implemented via the CCB, PCI and Serial interface modules. The Serial interface signals the CCB module when a cache transfer is required (playback or record). The CCB module then signals the PCI module to initiate a bus master data transfer. At this point the CCB and PCI modules will control the data transfer between host system memory and the AudioPCI 97 internal cache.

2.3. LEGACY

The LEGACY subsystem is the circuitry required to perform SoundBlaster, OPL-FM and MPU-401 emulation. Functionally AudioPCI 97 traps on access of the SoundBlaster registers and then issues the appropriate IRQ or SERR command on the PCI bus. AudioPCI 97 handles the Legacy DMA function in a similar fashion. The exact functionality of the block cannot be fully disclosed at this time due to pending patent protection for the application of this technique.

2.4. CODEC

The Codec controller supports any AC97 compliant CODEC. The functionality of the A/D and D/A sections are similar to those found in other standard CODECs. The A/D portion of the Codec is handled as an independent asynchronous event with a DMA buffer control structure. Each time the A/D FIFO is filled, a Bus Master request occurs and the FIFO is transferred to main memory.

3. BLOCK DIAGRAM



4. THE SYSTEM Components

4.1. PCI Interface/LEGACY

The PCI subsystem is a bus master interface that performs the memory accesses to keep the Audio cache buffers full and empties the A/D Converter (or I2S input) buffer to main memory as required. All system control registers are accessed via I/O on the PCI bus. AudioPCI 97 uses 16 Long Words in the I/O space for control registers. All registers are read as Long Words. All registers are written in byte word or longword format.

The PCI block also includes the functions necessary to provide legacy mode support. This block generates IRQ or SERR# at a specified ADLib access, SoundBlaster access, DMA controller access, IRQ (PIC) controllers access, Microsoft WSS access, or Soundscape access.

4.2. Bus Master Cache Control (CCB)

This block controls the transfer of data between the PCI memory and the internal memory. The Serial block signals when a cache fill/transfer is required in the three memory buffers. The CCB calculates the PCI address from the frame data and issues a command to the PCI interface. When the PCI interface signals that the data is available the CCB channels the data to the proper place in memory. This block is functionally equivalent to a 3 channel DMA controller.

4.3. Serial Interface

This block performs a parallel transfer to/from the internal memory for the record and playback channels respectfully. The record channel source can be either the I2S inputs or the AC97 CODEC ADC serial input signal. This block also signals the CCB block when a cache fill/transfer is required.

4.4. Host Interface

This block arbitrates a PCI access to the internal memory. When the data transfer is complete, it responds with an acknowledge to the PCI interface block. This block provides direct access to the internal memory. It can be used to access the playback/record channels cache, the UART FIFO or the CCB registers.

4.5. CODEC Controller

This block reads/writes configuration data from the host bus to the AC97 CODEC using the serial protocol of the AC97 CODEC. This block also merges the mixed playback channel data into the AC97 CODEC's serial data input, and it retrieves the record channel data from the AC97 CODEC's serial data output.

4.6. IRQ & Chip Select Block

The functions for this block are:

- 1. Decode the internal address bus to generate chip selects to each block.
- 2. Contains internal registers whose outputs are control bits used by internal blocks for control/selection.
- 3. Summarizes all system IRQ's (UART, CODEC, etc.) to generate a single AudioPCI 97 IRQ to the host. This also includes the playback and record DMA channels. Any IRQ masking is performed within the individual blocks except for the CCB block interrupt.

4.7. Joystick

This block contains the logic required to implement the joystick interface for AudioPCI 97.

ENSONIQ Proprietary Information

ENSONIQ AudioPCI 97 Specification Rev 1.1 Oct 1, 1997

4.8. UART

This block includes both the transmitter and receiver for the AudioPCI 97 MIDI interface. The UART controller also implements an eight byte FIFO in the internal memory. This FIFO is then accessed through the HOST interface block.

4.9. Sample Rate Converter

This block receives or sends samples from/to the serial interface block for the playback/record channels. The Sample Rate converter block converts two variable input rate playback channels to one fixed rate (48Khz) output channel. It also takes one fixed input rate (48Khz) record channel and converts it to a variable rate output channel. The channels are programmed by writing several ram locations that are a function of the input and output rates. The Sample Rate Converter block has it's own memory section. The Sample Rate Converter memory is accessible only by the Sample Rate Converter block.



The first stage consists of expanding the number of input samples by an integer number (N), up to a maximum of 16, and filling in between the samples with zeros. Then the new samples are filtered by a long 1/32 band FIR filter. In practice, the zeros are not multiplied with their corresponding FIR coefficients. The input samples are fed into an input FIFO and the hardware figures out which FIR coefficient corresponds to each FIFO sample. The starting coefficient and the spacing between successive coefficients are calculated by aligning the FIR filter with a virtual FIFO which is the expanded version of the real FIFO. The coefficient positions also depend on the third stage in the block diagram, the linear interpolator. This interpolator uses frequency and accumulator registers to interpolate between 2 samples.

4.10. Memory Bus

This pathway is used exclusively to transfer data between the internal sound cache memory and the various sub-systems. The access priority for this bus is (highest to lowest):

Cache Control block Host Interface UART Interface Serial Interface

4.11. Internal Memory

There are two separate sections of memory in AudioPCI 97. One section is allocated as a cache for the playback and record channels and also as a FIFO for the UART. The other section is allocated to the Sample Rate Converter module and is used as a cache for sample rate conversion and also as control register space for the playback and record channels in the sample rate converter.

The internal memory for the sound cache in AudioPCI 97 is organized as 4 blocks of 64 bytes each. Each block is divided into 4 pages of 16 bytes each (4 longwords). Memory can be accessed as longwords only. In order to access a specific page of memory the memory page register must first be setup for the specific page to be accessed. The first three blocks of memory contain the 3 circular buffers for the 2 playback channels and the record channel. The last block contains the frame information for the playback and record channels and also includes the UART FIFO. The memory block and page organization is shown below :

Block	Page	Higher	Address	Lower
0 - DAC 1	0000	DAC1 sample bytes 15 - 0	Lower half buffer	
	0001	DAC1 sample bytes 31 - 16		
	0010	DAC1 sample bytes 47 - 32	Upper half buffer	
	0011	DAC1 sample bytes 63 - 48		
1 - DAC2	0100	DAC2 sample bytes 15 - 0	Lower half buffer	
	0101	DAC2 sample bytes 31 - 16		
	0110	DAC2 sample bytes 47 - 32	Upper half buffer	
	0111	DAC2 sample bytes 63 - 48		
2 - ADC	1000	ADC sample bytes 15 - 0	Lower half buffer	
	1001	ADC sample bytes 31 - 16		
	1010	ADC sample bytes 47 - 32	Upper half buffer	
	1011	ADC sample bytes 63 - 48		
3 - Frame/UART	1100	DAC1, DAC2 frame informa	ation (see register description	ns)
	1101	ADC frame information (plu	s 2 open longwords)	
	1110	UART fifo (only bits 8 - 0 or	f each longword are used)	
	1111	UART fifo		

The internal memory organization for the Sample Rate Converter in AudioPCI 97 is shown below. The memory is accessed through the Sample Rate Converter interface register located at address 10H.



Sample Rate Converter Interface

31 30 29 28 27 26 25	24	23	22	21	20	19	18 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		В	D	D	D	D																		
RAM ADDR	w	U	I.	Ρ	Р	R	unus	ed							RA	MC	DAT	Ά						
	Е	s	s	1	2	Е																		
		Υ				С																		

ENSONIQ Proprietary Information

ENSONIQ AudioPCI 97 Specification Rev 1.1 Oct 1, 1997

5. PCI Data Transfers

The internal control registers of the AudioPCI 97 Chip and the AC97 CODEC are accessed via 16 Long Words in PCI direct I/O space. These registers are always read as 32 bit longwords but can be written as bytes, words or longwords.

PCI bus mastering is used to transfer audio data between system memory and AudioPCI 97 internal memory. The internal Cache Control Block and the PCI Interface control these transfers. Only burst read/write transfers are allowed. All data transfers are 8 Long Word burst transfers.

5.1. Audio Read Transfers

The CCB requests a read data transfer from the PCI interface block (PCIB). The PCIB arbitrates for the PCI bus and initiates an 8 long word read starting at the system address specified by the CCB in the read request. When the data is acquired, the PCIB signals the CCB to begin moving the data to internal memory. The CCB performs any byte alignment required and writes the data to the appropriate buffer in the internal memory. The CCB will complete the current transfer request and then proceed to the next highest priority request.

5.2. Audio Write Transfers

The CCB will first write up to 8 long words into the intermediate PCI buffer. The CCB will then request a write transfer from the PCIB to main memory and specify the starting address of the transfer. The PCIB arbitrates for the PCI bus and transfers 8 Long Words into system memory. Eight Long words will always be transferred during this operation.

6. PCI CONFIGURATION SPACE

The following information is the PCI configuration space for the AudioPCI 97 chip. All bits not specifically mentioned below are zero and read only.

T 7 1	ID		
Vendo			Address 00H
	sable as		
		value 1274H	Configuration Space
Bit(s)	R/W	Name	Data Value
15:0	R	VENDOR ID	1274H
ъ .	ID		
Device		_	Address 02H
	sable as		
		value 1371H	Configuration Space
Bit(s)	R/W	Name	Data Value
15:0	R	DEVICE ID	1371H
Comm			Address 04H
	sable as		
Power of		value 0000H	Configuration Space
Bit(s)	R/W	Name	Data Value
15:10	R	RESERVED	These bits are reserved and always read back as zeros.
9	R	ZERO	This command bit is not implemented and always reads back as
			zero.
8	R/W	SERR#_EN	Enable bit for SERR# driver.
			0 - SERR# driver disabled.
			1 - SERR# driver enabled.
7:3	R	ZERO	These command bits are not implemented and always read back as
			zeros.
2	R/W	PCI_MASTER	PCI Bus Master enable bit. This bit controls a device's ability to act
			as a PCI Bus Master. The ES1371 can act as a bus master.
			0 - PCI Bus Mastering disabled.
	-		1 - PCI Bus Mastering enabled.
1	R	ZERO	This command bit is not implemented and always reads back as
			zero.
0	R/W	IO_ACCESS	I/O Space access bit. This bit controls whether the device can be
			accessed in I/O space. The ES1371 is accessed in this space.
			0 - I/O Space access disabled.
			1 - I/O space access enabled.

Status Addressable as word Address 06H

Power	on reset	value x610H	Configuration Space
Bit(s)	R/W	Name	Data Value
15	R	PARITY	Parity Error status bit.
			0 - No Parity error.
			1 - Parity error detected.
14	R	SERR#	SERR# PCI bus signal active status bit. This bit will be set if the
			AudioPCI 97 ASIC is asserting the PCI SERR# signal.
			0 - SERR# signal inactive.
			1 - SERR# signal active.
13	R	MASTER-ABORT	Master Abort status bit. This bit will be set whenever a AudioPCI
			97 ASIC bus mastering transaction has been terminated by a
			Master-Abort.
12	R	TARGET-ABORT	Target Abort status bit. This bit will be set whenever a AudioPCI 97
			ASIC bus mastering transaction has been terminated by a Target-
			Abort.
11	R	ZERO	This status bit is not implemented and always reads back as zero.
10:9	R	DEVSEL#	DEVSEL# timing. These status bits encode the timing of the PCI
			DEVSEL# signal. AudioPCI 97 implements the slow timing mode.
			00 - Fast
			01 - Medium
			10 - Slow
			11 - Reserved
8:5	R	ZERO	These status bits are not implemented and always read back as
			zeros.
4	R	CAPABILITIES	Indicates support for ACPI. The AudioPCI 97 ASIC does support
			ACPI so this bit is set to a one.
3:0	R	ZERO	These status bits are reserved and always read back as zeros.

Class Code & Revision ID

Address 08H

Addressable as long word Power on reset value 04010000H

Power of	n reset	value 04010000H		Configuration Space
Bit(s)	R/W	Name	Data Value	
31:8	R	CLASS CODE	040100H (Multimedia Audio device)	
7:0	R	REVISION ID	02H	

Cache	^		Address 0CH
Address		Byte value 00H	Configuration Space
Bit(s)	R/W	Name	Data Value
7:0	R	CACHE LINE	00H
7.0	K	SIZE	0011
T . 4	T '		
Latenc			Address 0DH
Address Power (value xxH	Configuration Space
Bit(s)	R/W	Name	Data Value
7:3	R/W	LATENCY	Latency Timer specified in PCI bus clocks.
2:0	R	ZERO	0H
		•	·
Heade	• 1		Address 0EH
Address			
		value 00H	Configuration Space
Bit(s)	R/W	Name	Data Value
7:0	R	HEADER TYPE	00H
DICT			
BIST	.1.1	1	Address 0FH
Address		value 00H	Configuration Space
Bit(s)	R/W	Name	Data Value
7:0	R	BIST	00H
7.0	ĸ	DIDT	0011
Base A	Addres	s	Address 10H
		long word	
		value xxxxxxxXH	Configuration Space
Bit(s)	R/W	Name	Data Value
31:6	R/W	BASE ADDRESS	Variable
5:1	R	ZERO	00H (address 64 byte aligned)
0	R	ONE	1H
D (
Base A			Address 14, 18, 1C, 20, 24H
		long word value 00000000H	Configuration Space
Bit(s)	R/W	Name	Data Value
31:0	R	Not implemented	00000000H
	<u> </u>	riot implemented	
Cardb	us CIS	Pointer	Address 28H
		long word	
		value 00000000H	Configuration Space
Bit(s)	R/W	Name	Data Value
		Not implemented	00000000H

-		endor ID	Address 2CH
	sable as	word value 1274H	Configuration Space
Bit(s)	R/W	Name	Data Value
15:0	R	SUBSYSTEM VENDOR ID	1274H
	stem II		Address 2EH
	sable as	word value 1371H	Configuration Space
	R/W	Name	Configuration Space
Bit(s) 15:0	R/W	SUBSYSTEM ID	1371H
15.0	K	SUBSISIEMID	15/111
		OM Address long word	Address 30H
		value 00000000H	Configuration Space
Bit(s)	R/W	Name	Data Value
31:0	R	EXP ROM ADDR	00000000H
DIAN			
Bit(s)	R/W	Name	Data Value
	R/W R	Name CAP_PTR	Data Value DCH - Pointer to first entry of capabilities list in configuration space
7:0 Interru	R 1pt Lin	CAP_PTR e	DCH - Pointer to first entry of capabilities list in configuration
7:0 Interru Address	R apt Lin sable as	CAP_PTR e	DCH - Pointer to first entry of capabilities list in configuration space Address 3CH
Addres	R apt Lin sable as	CAP_PTR e byte	DCH - Pointer to first entry of capabilities list in configuration space
7:0 Interru Addres Power o	R apt Lin sable as on reset	CAP_PTR e byte value xxH	DCH - Pointer to first entry of capabilities list in configuration space Address 3CH Configuration Space
7:0 Interru Address Power of Bit(s) 7:0 Interru Address	R apt Lin sable as on reset R/W R/W apt Pin sable as on reset	CAP_PTR byte value xxH Name INTERRUPT byte value 01H	DCH - Pointer to first entry of capabilities list in configuration space Address 3CH Configuration Space Data Value Variable Address 3DH Configuration Space
7:0 Interru Address Power of Bit(s) 7:0 Interru Address Power of Bit(s)	R apt Lin sable as on reset R/W R/W apt Pin sable as on reset R/W	CAP_PTR e byte value xxH Name INTERRUPT byte value 01H Name	DCH - Pointer to first entry of capabilities list in configuration space Address 3CH Configuration Space Data Value Variable Address 3DH
7:0 Interru Address Power of Bit(s) 7:0 Interru Address Power of Bit(s)	R apt Lin sable as on reset R/W R/W apt Pin sable as on reset	CAP_PTR e byte value xxH Name INTERRUPT byte value 01H	DCH - Pointer to first entry of capabilities list in configuration space Address 3CH Configuration Space Data Value Variable Address 3DH Configuration Space
7:0 Interru Address Power of Bit(s) 7:0 Interru Address Power of Bit(s) 7:0 Min_(R apt Lin sable as on reset R/W R/W apt Pin sable as on reset R/W R Gnt	CAP_PTR e byte value xxH Name INTERRUPT byte value 01H Name INTERRUPT PIN	DCH - Pointer to first entry of capabilities list in configuration space Address 3CH Configuration Space Data Value Variable Address 3DH Configuration Space Data Value
7:0 Interru Address Power of Bit(s) 7:0 Interru Address Power of Bit(s) 7:0 Min_C Address	R upt Lin sable as on reset R/W R/W upt Pin sable as on reset R/W R Cont sable as	CAP_PTR e byte value xxH Name INTERRUPT byte value 01H Name INTERRUPT PIN byte	DCH - Pointer to first entry of capabilities list in configuration space Address 3CH Configuration Space Data Value Variable Address 3DH Configuration Space Data Value 01H Address 3EH
7:0 Interru Address Power of Bit(s) 7:0 Interru Address Power of Bit(s) 7:0 Min_C	R upt Lin sable as on reset R/W R/W upt Pin sable as on reset R/W R Cont sable as	CAP_PTR e byte value xxH Name INTERRUPT byte value 01H Name INTERRUPT PIN	DCH - Pointer to first entry of capabilities list in configuration space Address 3CH Configuration Space Data Value Variable Address 3DH Configuration Space Data Value 01H

Max_Lat Address 3FH Addressable as byte Address 3FH Power on reset value 80H Configuration Space Bit(s) R/W Name 7:0 R MAX_LAT

Capabilities Identifier

Address DCH

Address	Addressable as byte							
Power of	on reset	value 01H	Configuration Space					
Bit(s)	R/W	Name	Data Value					
7:0	R	CAP_ID	01H - Indicates Power Management Capability					

Next Item Pointer

Power c	n reset	value 00H	Configuration Space
Bit(s)	R/W	Name	Data Value
7:0	R	Next_Item_Ptr	00H - Indicates last entry in capabilities list

Power Management Capabilities - PMC

Addressable as word - Read Only

Address DEH

Address DDH

Power	on reset	value 6C31H	Configuration Space
Bit(s)	R/W	Name	Data Value
15:11	R	PME_Support	0DH - Determines level from which PME# can be asserted
10	R	D2_Support	1H - D2 is supported
9	R	D1_Support	0H - D1 is not supported
8:6	R	Reserved	OH
5	R	DSI	1H - Device Specific Initialization Required
4	R	AUXPWR	1H - Auxiliary power required for PME generation
3	R	PMECLK	0H - PCI clock is not required for PME# generation
2:0	R	Version	1H - Indicates conformance to the PCI Power Management 1.0
			Specification

Power Management Control/Status - PMCSR Addressable as byte, word or long word Power on reset value 00000001H Address E0H

Configuration Space

rowerd	JII Teset	value 0000001H	Configuration Space
Bit(s)	R/W	Name	Data Value
15	R/W	PME_Status	Set if PME# condition exists regardless of state of PME_En bit. A
	clear		write of a 1 to this bit clears the PME condition.
14:13	R	Not Implemented	0H -Data Field not implemented, therefore data scale read only
12:9	R	Not Implemented	0H -Data Field not implemented, therefore data select read only
8	R/W	PME_En	Enables the assertion of the PME# pin
7:2	R	Reserved	00H
1:0	R/W	PowerState	00 - D0
			01 - D1
			10 - D2
			11 - D3

Whenever this register is written such that the value of the Power State bits change, an interrupt will be generated. This will appear on the INTA# pin if the PWRINTEN bit is set in the Interrupt Control Register. The interrupt is cleared by writing the CURPDLEV bits in the interrupt control register to equal the value of the Power State bits.

7. REGISTER MAP

All Control registers in AudioPCI 97 are addressed in the direct PCI I/O space. There are control registers for each of the major blocks of the AUDIOPCI system. The memory map is shown below:

AudioPCI 97 Memory Map

Base	Upper	Module
Address	Address	
00H	07H	Interrupt/Chip Select
08H	0BH	UART
0CH	0FH	Host Interface - Memory Page
10H	13H	Sample Rate Converter
14H	17H	CODEC
18H	1FH	LEGACY
20H	2FH	Serial Interface
30H	3FH	Host Interface - Memory

7.1. IRQ & Chip Select Block

The IRQ/Chip Select block contains two 32 bit registers. The first register is the control register which can be read and written. The second register is the status register which is a read only register. The control registers includes bits for module enables, interrupt control, general purpose I/O pins and power management functions.

Interrupt/Chip Select Control Register

Address 00H

Direct Mapped

Addressable as byte, word, longword Power on reset value FCxF0000H

Bit(s)	R/W	Name	Function
31:26	R	ONES	These bits are not implemented and read back as ones.
25:24	R/W	JOY_ASEL[1:0]	These two bits are dedicated to Dave Sowa and will map the
23.24	10/ 10	JOI_ASEE[1.0]	joystick port to 4 different base addresses as follows:
			00 - Joystick base address \$200
			01 - Joystick base address \$200
			10 - Joystick base address \$210
			11 - Joystick base address \$218
23:20	R	GPIO_IN[3:0]	These bits will read the current value on the GPIO [3:0] pins.
19:16	R/W	GPIO_OUT[3:0]	These bits when set low will set the corresponding GPIO output
19.10	K/ W	010_001[5.0]	low. If these bits are set high then the GPIO pads will be high or
			they can be used as inputs.
15	R/W	MSFMTSEL	This bit selects the MPEG serial data format.
15	K/W	MSFMISEL	
			0 - SONY (Irclk high = left channel ; data left justified)
1.4	DAV	GADIC DEC	1 - I2S (lrclk low = left channel ; data 1 bit clock delayed)
14	R/W	SYNC_RES	This bit is used to generate a Warm AC97 Reset as described in
			section 5.2.1.2. of the Audio Codec 97 specification.
13	R/W	ADC_STOP	This bit when set high will prevent the CCB module from doing a
			record channel PCI transfer.
			0 - CCB will transfer record information.
			1 - CCB will not transfer record information.
12	R/W	PWR_INTRM	This bit selects is the interrupt mask bit for detecting changes in the
			power management level.
			0 - Power level change interrupts are disabled.
			1 - Power level change interrupts are enabled.
11	R/W	M_CB	This bit selects either I2S or the CODEC ADC as the source for the
			record channel in the serial module.
			0 - CODEC ADC is record channel source.
			1 - I2S is record channel source.
10	R/W	CCB_INTRM	This bit is the interrupt mask bit for the CCB module voice
			interrupts.
			0 - CCB voice interrupts are disabled.
			1 - CCB voice interrupts are enabled.
9:8	R/W	PDLEV[1:0]	Current power down level. These bits reflect the power down level
			the part is currently programmed to. When the Power State bits
			programmed in configuration space differs from these bits, an
			interrupt is generated. The ISR should program this to equal the
			value in configuration space in order to clear the interrupt.
			00 - D0
			01 - D1
			10 - D2
			11 - D3

ENSONIQ Proprietary Information

ENSONIQ AudioPCI 97 Specification Rev 1.1 Oct 1, 1997

1	-	1		
7	R/W	BREQ	This bit controls access to the internal memory. It is for test purposes only. If this bit is ever set high it will prevent the CCB, Serial, UART and HOSTIF modules from accessing the memory. 0 - Memory bus request disabled (power on state) 1 - Memory bus request enabled (disables memory access)	
6	R/W	DAC1_EN	 This bit enables the DAC1 playback channel (CODEC FM DAC). To restart a channel that had stopped, this bit must be reset low and then set high. 0 - DAC1 playback channel disabled 1 - DAC1 playback channel enabled 	
5	R/W	DAC2_EN	 This bit enables the DAC2 playback channel (CODEC DAC). To restart a channel that had stopped, this bit must be reset low and then set high. 0 - DAC2 playback channel disabled 1 - DAC2 playback channel enabled 	
4	R/W	ADC_EN	This bit enables the ADC playback channel (CODEC ADC). To restart a channel that had stopped, this bit must be reset low and then set high. 0 - ADC record channel disabled 1 - ADC record channel enabled	
3	R/W	UART_EN	This bit enables UART module operation. 0 - UART disabled 1 - UART enabled	
2	R/W	JYSTK_EN	This bit enables Joystick module operation. 0 - Joystick disabled 1 - Joystick enabled	
1	R/W	XTALCKDIS	 Xtal Clock Disable. This bit when set high will shut down the crystal clock input to all internal modules. 0 - Xtal Clock enabled. 1 - Xtal Clock Disabled. 	
0	R/W	PCICLKDIS	PCI Clock Disable. This bit when set high will shut down the PCI clock input to all internal modules except the PCI module and the Interrupt/Chip Select module. 0 - PCI Clock Enabled 1 - PCI Clock Disabled	

Interrupt/Chip Select Status RegisterAddressAddressable as longword onlyAddress			gister Address 04H
		value 7FFFFEC0H	Direct Mapped
Bit(s)	R/W	Name	Function
31	R	INTR	 This bit is the summary interrupt bit. 0 - No interrupt pending 1 - Interrupt from DAC1, DAC2, ADC, UART, CCB or power management has occurred.
30:9	R	ONES	These bits always read back as ones.
8	R	SYNC_ERR	This bit indicates a synchronization error has occurred in the CODEC interface module. 0 - CODEC synchronization error has not occurred. 1 - CODEC synchronization error has occurred.
7:6	R	VC[1:0]	These bits are the voice code from the CCB module. These bits are only valid if the CCB interrupt bit (mccb) is high. 00 - DAC1 01 - DAC2 10 - ADC 11 - Undefined
5	R	MPWR	This bit indicates whether a power level interrupt has occurred.0 - No Power Level interrupt.1 - Power Level interrupt pending.
4	R	МССВ	This bit is the masked CCB interrupt bit. A CCB interrupt will occur if a PCI bus abort condition occurs during a voice buffer transfer. The CCB interrupt is masked with the CCB interrupt mask bit (ccb_intrm) in the control register. 0 - No CCB interrupt 1 - CCB interrupt pending
3	R	UART	This bit is the UART interrupt bit. 0 - No UART interrupt 1 - UART interrupt pending
2	R	DAC1	This is the DAC1 playback channel interrupt bit. 0 - No DAC1 channel interrupt 1 - DAC1 channel interrupt pending
1	R	DAC2	This is the DAC2 playback channel interrupt bit. 0 - No DAC2 channel interrupt 1 - DAC2 channel interrupt pending
0	R	ADC	This is the ADC record channel interrupt bit. 0 - No ADC channel interrupt 1 - ADC channel interrupt pending

7.2. UART

The UART contains three 8 bit registers. The data register can be read or written and is used to receive or transmit MIDI information. The second register is a 8 bit control register which is write only. The third register is a 8 bit status register which is read only.

UART Data Register

Address 08H

Address 09H

Addressable as byte only Power on reset value 22H

Power on reset value ??H			Direct Mapped
Bit(s)	Bit(s) R/W Name		Function
7:0	R/W	DATA[7:0]	The UART data register provides access to MIDI serial data input/output.

UART Status Register

Addressable as byte only

Power on reset value 00H Direct Mapped R/W Bit(s) Name Function 15 R RXINT This bit is the UART receiver interrupt bit. 0 - No UART receiver interrupt 1 - UART receiver interrupt pending 14:11 R ZERO These bits always read back as zeros to allow for soundscape detection. 10 This bit is the UART transmitter interrupt bit R TXINT 0 - No UART transmitter interrupt 1 - UART transmitter interrupt pending 9 R TXRDY This bit is the UART transmitter ready bit. 0 - UART transmitter not ready 1 - UART transmitter ready RXRDY 8 R This bit is the UART receiver ready bit. 0 - UART receiver not ready 1 - UART receiver ready

UART Control Register Addressable as byte only

Power on reset value 00H Direct Mapped Bit(s) R/W Name Function 15 **RXINTEN** W This bit is the UART receiver interrupt enable bit. 0 - UART receiver interrupts disabled 1 - UART receiver interrupts enabled 14:13 W TXINTEN[1:0] These two bits are the control bits for the UART transmitter operation. 00 -01 - Txrdy interrupts enabled 10 -11 -12:10 UNDEFINED These bits are undefined W 9:8 CNTRL[1:0] These two bits are the control bits for the UART. 00 -01 -10 -11 - Software Reset

UART Reserved Register

Addressable as byte only Power on reset value 00H Direct Mapped R/W Bit(s) Name Function UNDEFINED 7:1 These bits are undefined. 0 R/W TEST MODE This bit enables the UART test mode. When the test mode bit is set the UART clock is switched to the PCI bus clock. The faster clock reduces the size of the test vectors and also shortens the run time of the test vectors. The power up state is normal mode enabled. 0 - Normal mode enabled. 1 - UART test mode enabled.

7.3. Host Interface - Memory Page

The memory page register is a four bit register used to access one of 16 memory pages within the AUDIOPCI chip. This register can be read or written but any unused bits are undefined on read back.

Address 0CH Memory Page Register Addressable as byte, word, longword Power on reset value ??????0H Direct Mapped Bit(s) R/W Name Function

DII(3) I		I valle	1 dilettoii
31:4		UNDEFINED	These bits are undefined.
3:0 R	R/W	MEMORY PAGE	These bits select what memory page will be accessed. Each memory page is 16 bytes and is addressed from 30H - 3FH.

ENSONIO Proprietary Information

ENSONIQ AudioPCI 97 Specification Rev 1.1 Oct 1, 1997

Address 0AH

Address 09H

7.4. Sample Rate Converter

This block receives or sends samples from/to the serial interface block for the playback/record channels. It also provides the necessary sample rate conversion for the AC97 CODEC. The Sample Rate Converter block contains one 32 bit register. This register is used to read/write the Sample Rate Converter FIFO/Control RAM.

Sample Rate Converter Interface Register

Address 10H

Power on reset value 0000000H Direct Map			Direct Mapped	
Bit(s)	R/W	Name	Function	
31:25	R/W	SRC_RAM_ADR	These bits are the address of the Sample Rate Converter RAM location to be accessed.	
24	R/W	SRC_RAM_WE	This bit is the read/write control bit for accessing the Sample Rate Converter RAM.	
23	R	SRC_RAM_BUSY	This bit when high indicates the Sample Rate Converter is accessing the RAM. This bit will be set within 3 PCI clocks after accessing this register. This bit will be Reset when the requested read/write RAM operation has been completed.	
22	R/W	SRC_DISABLE	This is the enable bit for the Sample Rate Converter. 0 - Sample Rate Converter enabled. 1 - Sample Rate Converter disabled.	
21	R/W	DIS_P1	 This bit when high will disable Playback channel 1 from updating the accumulator. 0 - Playback channel 1 accumulator update enabled. 1 - Playback channel 1 accumulator update disabled. 	
20	R/W	DIS_P2	 This bit when high will disable Playback channel 2 from updating the accumulator. 0 - Playback channel 2 accumulator update enabled. 1 - Playback channel 2 accumulator update disabled. 	
19	R/W	DIS_REC	 This bit when high will disable Record channel from updating the accumulator. 0 - Record channel accumulator update enabled. 1 - Record channel accumulator update disabled. 	
18:16	R/W	UNDEFINED	These bits are undefined.	
15:0	R/W	SRC_RAM_DATA	These bits are the value of the RAM to be read/written from /to the RAM at the location pointed to by the SRC_RAM_ADR address pointer above.	

Addressable as longword Power on reset value 00000000H

7.5. CODEC Interface

The CODEC interface register is a 32 bit register that provides access to the AC97 CODEC control registers. This register is a pseudo read/write and must be accessed as a longword. A write to this register will initiate a CODEC register read/write operation. A read from this register is used to read a CODEC register that was initiated by a previous write to the CODEC interface register.

CODEC Write Register

Address 14H

Direct Mapped

Addressable as longword Power on reset value 00000000H

100010	miesee	value 0000000011	Direct Mapped
Bit(s)	R/W	Name	Function
31:24	W	ZERO	These bits are always zeros.
23	W	PIRD	AC97 Codec register read/write control bit
			0 - Write AC97 CODEC register.
			1 - Read AC97 CODEC register.
22:16	W	PIADD	These bits are the address of the AC97 CODEC register to be
			read/written.
15:0	W	PIDAT	These bits are the data value to be written into the AC97 CODEC
			register. Set to zero for a AC97 CODEC register read.

CODEC Read Register Addressable as longword Address 14H

Power on reset value 00000000H		value 00000000H	Direct Mapped
Bit(s)	R/W	Name	Function
31	R	RDY	This bit when high indicates that this register contains valid read data from the AC97 CODEC register file.
30	R	WIP	 This bit when high indicates that a register read/write to the AC97 CODEC is in progress. 0 - AC97 CODEC register interface inactive. 1 - AC97 CODEC register access in progress.
29:24	R	ZERO	These bits always read back as zeros.
23	R	PORD	AC97 Codec register read/write control bit 0 - Write AC97 CODEC register. 1 - Read AC97 CODEC register.
22:16	R	POADD	These bits are the address of the AC97 CODEC register for the read register operation.
15:0	R	PODAT	These bits are the data value read from the AC97 CODEC register at the above address.

Legacy 7.6.

The Legacy register is a 32 bit register that performs both control and status functions. Basically the lower word functions as the status register and the upper word functions as the control register. The only exception to this is bit zero which is a control bit for a write and a status bit for a read.

Legacy Control/Status Register
Addressable as byte, word, longword

Address 18H

		byte, word, longwo value 00????0000	00000011111????????0?Ь	Direct Mapped
Bit(s)	R/W	Name	Function	
31	R/W	JFAST	This bit selects fast (vs ISA) joystick timing.	
			0 - ISA joystick timing	
			1 - FAST joystick timing	
30	R/W	HIB	This bit is the host interrupt blocking enable b	it (DMA config bit
			must be set) to prevent applications from bloc	king NMI.
			0 - Host interrupt blocking disabled	
			1 - Host interrupt blocking enabled	
29	R/W	VSB	This bit selects the capture address range for S	SoundBlaster access.
			0 - Address range : 220xH - 22FxH	
			1 - Address range : 240xH - 24FxH	
28:27	R/W	VMPU[1:0]	These bits select the capture address range for	the Base Register.
			00 - Address range : 320xH - 327xH	C C
			01 - Address range : 330xH - 337xH	
			10 - Address range : 340xH - 347xH	
			11 - Address range : 350xH - 357xH	
26:25	R/W	VCDC[1:0]	These bits select the capture address range for	the CODEC.
			00 - Address range : 530xH - 537xH	
			01 - Undefined	
			10 - Address range : E80xH - E87xH	
			11 - Address range : F40xH - F47xH	
24	R/W	FIRQ	This bit is used to force an interrupt.	
			0 - Do not force an interrupt	
			1 - Force an interrupt	
23	R/W	SDMACAP	This bit enables event capture for the Slave D	MA Controller. The
			decoded address range for this event is C0xH	- DFxH.
			0 - Disables event capture	
			1 - Enables event capture	
22	R/W	SPICAP	This bit enables event capture for the Slave In	terrupt Controller.
			The decoded address range for this event is A	0xH - A1xH.
			0 - Disables event capture	
			1 - Enables event capture	
21	R/W	MDMACAP	This bit enables event capture for the Master I	
			decoded address range for this event is 0xH -	FxH.
			0 - Disables event capture	
			1 - Enables event capture	
20	R/W	MPICAP	This bit enables event capture for the Master I	
			The decoded address range for this event is 20)xH - 21xH.
			0 - Disables event capture	
			1 - Enables event capture	
19	R/W	ADCAP	This bit enables event capture for the ADLIB	•
			decoded address range for this event is 388xH	I - 38BxH.
			0 - Disables event capture	

			1 - Enables event capture
18	R/W	SBCAP	This bit enables event capture for the SoundBlaster registers. The decoded address range for this event is selected by the VSB control bit. 0 - Disables event capture 1 - Enables event capture
17	R/W	CDCCAP	This bit enables event capture for the CODEC. The decoded address range for this event is selected by the VCDC[1:0] control bits. 0 - Disables event capture 1 - Enables event capture
16	R/W	BACAP	This bit enables event capture for the SoundScape Base Address register. The decoded address range for this event is selected by the VMPU[1:0] control bits. 0 - Disables event capture 1 - Enables event capture
15:11	R	ONE	These bits will always read back as ones
10:8	R	E2, E1, E0	These three bits are the event number of the captured event. The event number corresponds to the enable bit which allowed the interrupt. Their decoding is shown below: 000 - SoundScape Base Address 001 - CODEC 010 - SoundBlaster Registers 011 - ADLIB Registers 100 - Master Interrupt Controller 101 - Master DMA Controller 110 - Slave Interrupt Controller 111 - Slave DMA Controller
7:3	R	A[4:0]	These bits are the least significant I/O address bits during the event captured.
2	R	W/R	This bit indicates whether the event captured was a read or write operation. 0 - Event captured was a Read 1 - Event captured was a Write
1	R	ZERO	This bit always reads back as a zero.
0	R/W	INT#	This bit is the interrupt flag for LEGACY events. A write to this bit (0 or 1) resets the interrupt flag. 0 - Interrupt did occur 1 - Interrupt did not occur

7.7. Serial Interface

R/W

11

P1_PAUSE

There is one 16 bit control register and three 32 bit control/status registers in the serial block. The 16 bit control register can be read or written. The three 32 bit control/status registers can be read or written but only the lower 16 bits can actually be written. The upper 16 bits of these registers provides the status of the internal sample counter.

		ce Control Register byte, word, longword	r Address 20H
		value FF800000H	Direct Mapped
Bit(s)	R/W	Name	Function
31:23	R/W	ONES	These bits always read back as ones. They are not writable.
22	R/W	DAC_TEST	This bit is used for testing purposes. It will select the I2S lrclk inpusing as the source for the playback and record channels. It is used for test vector generation purposes only. 0 - DAC test mode disabled. 1 - DAC test mode enabled.
21:19	R/W	P2_END_INC[2:0]	These bits are the binary offset value that will be added to the sample address counter at the end of the loop. This value is used only if the DAC2 channel is in loop mode; it is not used in stop mode. If loop mode is selected this value must be greater than zero otherwise the channel will not function correctly. This minimum value will be one if 8 bit mode is selected and two if 16 bit mode is selected.
18:16	R/W	P2_ST_INC[2:0]	These bits are the binary offset value that will be added to the sample address counter when the channel is started/restarted. This value can be zero and will allow the sample fetch to start on any byte boundary. For 16 bit data this value must be an even number.
15	R/W	R1_LOOP_SEL	 This bit selects loop/stop mode for the ADC channel. This bit determines what action the channel will perform when the sample count reaches zero. 0 - Loop mode ; interrupt set (if enabled) but keeps recording 1 - Stop mode ; interrupt set (if enabled) , stops recording
14	R/W	P2_LOOP_SEL	 This bit selects loop/stop mode for the DAC2 channel. This bit determines what action the channel will perform when the sample count reaches zero. 0 - Loop mode ; interrupt set (if enabled) but keeps playing 1 - Stop mode ; interrupt set (if enabled) , plays last sample
13	R/W	P1_LOOP_SEL	 This bit selects loop/stop mode for the DAC1 channel. This bit determines what action the channel will perform when the sample count reaches zero. 0 - Loop mode ; interrupt set (if enabled) but keeps playing 1 - Stop mode ; interrupt set (if enabled) , plays last sample
12	R/W	P2_PAUSE	This bit selects pause mode for the DAC2 playback channel. When in pause mode the channel will playback the last sample. 0 - Play mode ; normal playback mode or removes channel from pause mode on next sample after bit is cleared

ENSONIQ Proprietary Information

1 - Pause mode ; plays last sample continuously on next sample after the pause bit has been set

This bit selects pause mode for the DAC1 playback channel. When

ENSONIQ AudioPCI 97 Specification Rev 1.1 Oct 1, 1997

			in pause mode the channel will playback the last sample.
			0 - Play mode; normal playback mode or removes channel
			from pause mode on next sample after bit is cleared
			1 - Pause mode ; plays last sample continuously on next sample after the pause bit has been set
10	R/W	R1_INT_EN	This bit is the interrupt enable bit for the ADC channel. To clear the
-			interrupt this bit must be set to zero and then set to one to enable the
			next interrupt.
			0 - ADC interrupt disabled
			1 - ADC interrupt enabled
9	R/W	P2_INTR_EN	This bit is the interrupt enable bit for the DAC2 channel. To clear
			the interrupt this bit must be set to zero and then set to one to enable
			the next interrupt.
			0 - DAC2 interrupt disabled
			1 - DAC2 interrupt enabled
8	R/W	P1_INTR_EN	This bit is the interrupt enable bit for the DAC1 channel. To clear
			the interrupt this bit must be set to zero and then set to one to enable
			the next interrupt.
			0 - DAC1 interrupt disabled
			1 - DAC1 interrupt enabled
7	R/W	P1_SCT_RLD	This bit when set high will force the sample counter for DAC1 to be
			reloaded with the sample count register value on the next rising
			edge of the DAC1 left/right clock. This bit can be returned low on
			the following instruction. It does not have to be held high for more
			than 1 microsecond. This control bit is rising edge triggered.
6	R/W	P2_DAC_SEN	This bit when set high will enable the DAC2 to continue playback
			when it is in the stopped condition and the DAC2 channel has been
			disabled. Without this bit set if the DAC2 channel is disabled it will
			begin to playback zeros.
			0 - DAC2 plays back zeros when disabled
			1 - DAC2 plays back last sample when disabled and in stop mode
5:4	R/W	R1_S_EB :	These two bits select the data format for the ADC channel. For eight
		R1_S_MB	bit data modes the msb is always inverted before it is written out to
			the buffer. For mono modes only the left channel data is recorded.
			00 - Eight bit - Mono mode
			01 - Eight bit - Stereo mode
			10 - Sixteen bit - Mono mode
			11 - Sixteen bit - Stereo mode
3:2	R/W	P2_S_EB :	These two bits select the data format for the DAC2 channel. For
		P2_S_MB	eight bit data modes the msb is always inverted after it is read from
			the buffer. For mono modes the left channel data is duplicated for
			both the left and right channels.
			00 - Eight bit - Mono mode
			01 - Eight bit - Stereo mode 10 - Sixteen bit - Mono mode
			10 - Sixteen bit - Mono mode 11 - Sixteen bit - Stereo mode
1:0	R/W	P1_S_EB :	These two bits select the data format for the DAC1 channel. For
1.0	IX/ VV		
		P1_S_MB	eight bit data modes the msb is always inverted after it is read from the buffer. For mono modes the left channel data is duplicated for
			both the left and right channels.
			00 - Eight bit - Mono mode
			01 - Eight bit - Stereo mode
			10 - Sixteen bit - Mono mode
			10 - SIAICCH DIL - MOHO HIOUC

				11 - Sixteen bit - Stereo mode
--	--	--	--	--------------------------------

DAC1 Channel Sample Count Register Addressable as word, longword

Power of	on reset	value 00000000H	Direct Mapped
Bit(s)	R/W	Name	Function
31:16	R	CURR_SAMP_CT	These bits are the current value of the internal sample counter for the DAC1 playback channel. The number of samples that have been played is samp_ct - curr_samp_ct.
15:0	R/W	SAMP_CT	These bits are the number of samples minus one that the DAC1 channel will playback.

DAC2 Channel Sample Count Register

Addressable as word, longword Power on reset value 0000000H Direct Mapped R/W Bit(s) Name Function CURR_SAMP_CT R These bits are the current value of the internal sample counter for 31:16 the DAC2 playback channel. The number of samples that have been played is samp_ct - curr_samp_ct. These bits are the number of samples minus one that the DAC2 R/W SAMP CT 15:0 channel will playback.

ADC Channel Sample Count Register

Address 2CH

Addressable as word, longword on reset value 0000000H D,

11001000	acte as	nora, rong nora	
Power of	on reset	value 00000000H	Direct Mapped
Bit(s)	R/W	Name	Function
31:16	R	CURR_SAMP_CT	These bits are the current value of the internal sample counter for
			the ADC record channel. The number of samples that have been
			played is samp_ct - curr_samp_ct.
15:0	R/W	SAMP_CT	These bits are the number of samples minus one that the ADC
			channel will record.

Address 24H

Address 28H

7.8. Host Interface - Memory

The top 64 bytes of memory are actually used as register storage for the CCB block and also as the FIFO for the UART block. The CCB registers are located in the lower 32 bytes of this block and require six longwords. These registers control filling the circular buffers for the two playback channels and the record channel. Each channel requires 2 longwords. The UART FIFO is located in the upper 32 bytes of this block and requires all eight longwords but uses only 9 bits of each longword.

Address 30H

Address 34H

Memory Page 1100b

Memory Page 1100b

DAC1 Frame Register 1

Addressable as longword

Power of	on reset	value xxxxxxxXH	Direct Mapped
Bit(s)	R/W	Name	Function
31:0	R/W	PCI ADDRESS	This longword is the physical PCI address of DAC1 sample buffer
			in system memory

DAC1 Frame Register 2 Addressable as longword

Direct Mapped Power on reset value xxxxxxH R/W Bit(s) Name Function 31:16 R/W This 16 bit counter indicates the number of longwords that have Current Count been transferred. 15:0 R/W **Buffer Size** This 16 bit value indicates the number of longwords in a buffer minus one.

DAC2 Frame Register 1 Address 38H Addressable as longword Memory Page 1100b Power on reset value xxxxxxH Direct Mapped Bit(s) R/W Name Function This longword is the physical PCI address of DAC2 sample buffer in system memory

DAC2 Frame Register 2 Addressable as longword			Address 3CH Memory Page 1100b
Power of	on reset	value xxxxxxxXH	Direct Mapped
Bit(s)	R/W	Name	Function
31:16	R/W	Current Count	This 16 bit counter indicates the number of longwords that have
			been transferred.
15:0	R/W	Buffer Size	This 16 bit value indicates the number of longwords in a buffer
			minus one.

ADC Frame Register 1 Addressable as longword

Address 30H Memory Page 1101b Direct Mapped

Power of	on reset	value xxxxxxxXH	Direct Mapped
Bit(s)	R/W	Name	Function
31:0	R/W	PCI ADDRESS	This longword is the physical PCI address of ADC sample buffer in system memory

ADC Frame Register 2 Addressable as longword			Address 34H Memory Page 1101b
Power of	on reset	value xxxxxxxXH	Direct Mapped
Bit(s)	R/W	Name	Function
31:16	R/W	Current Count	This 16 bit counter indicates the number of longwords that have
			been transferred.
15:0	R/W	Buffer Size	This 16 bit value indicates the number of longwords in a buffer
			minus one.

UART FIFO Register

Address 30, 34, 38, 3CH Memory Pages 1110, 1111b

-	-		
Addres	sable as	longword	Memory Pages 1110, 1111b
Power	on reset	value xxxxxxxH	Direct Mapped
Bit(s)	R/W	Name	Function
31:9	R/W	OPEN	These bits are not used.
8	R/W	BYTE VALID	This bit indicates whether the UART byte contains valid data. 0 - UART byte not valid 1 - UART byte valid
7:0	R/W	UART BYTE	This byte is a byte the has been received by the UART block through the MIDI interface.

8. POWER MANAGEMENT

All power management of the system is under software control. The AC97 CODEC and AudioPCI 97 can be powered down separately. Neither chip loses register information when powered down. The AudioPCI 97 can be power managed by shutting down various sub-systems. The following blocks can be individually powered down: Joystick, UART, and Serial Interface. Although these blocks can be individually disabled this will not save an appreciable amount of power. AudioPCI 97 can also individually internally shut down the PCI clock and the Crystal input clock. The PCI clock when shut down will still be active to the PCI and Interrupt/Chip Select modules. The Crystal clock when shut down will be shut down for all internal modules as well as the output connection to the AC97 CODEC.

During operation, the AudioPCI 97 ASIC will have a typical power dissipation of 150mW. In power down, the AudioPCI 97 ASIC will have a typical power dissipation of 15mW.

8.1. CODEC Power Management

The AC97 CODEC's are powered down by setting bit 1 (of control bits 7 - 0) in control register 16 (hex) to a zero. The AC97 CODEC control registers are written through the CODEC Interface block at address 14 (hex). For details refer to the AC97 specification and also the CODEC Interface section (7.5) of this specification.

8.2. AUDIOPCI Power Management

As mentioned above, the Joystick, UART, and Serial Interface modules of the AudioPCI 97 chip can be individually powered down. The remaining modules will be in a powered up condition. The AudioPCI 97 modules are powered down by setting bits 6 - 2 (of control bits 31 - 0) to zero. The AudioPCI 97 control register is located in the IRQ and Chip Select Block at address 00 (hex). For details refer to the IRQ and Chip Select Block section (7.1) of this specification. Note that the Serial Interface actually has three separate enable bits, one for each of the playback channels and one for the record channel. Although these blocks can be individually disabled this will not save an appreciable amount of power. AudioPCI 97 can also individually internally shut down the PCI clock and the Crystal input clock. The PCI clock when shut down will still be active to the PCI and Interrupt/Chip Select modules. The Crystal clock when shut down will be shut down for all internal modules as well as the output connection to the AC97 CODEC.

9. PCI BUS Description and Signals

AudioPCI 97 is designed to adhere to the PCI Local Bus Specification Revision 2.2, as such it complies with all requirements for bus master capability. It is a 32 bit device and does not currently support the optional 64 bit bus modes. Of the optional pins described in the PCI specification, AudioPCI 97 only uses Interrupts.

Although the Sample buffer space is referred to as cache, it is not the system memory cache described in the PCI specification. This cache is a local sound memory cache and is not part of the directly accessible system memory. **Note:** The "#" symbol indicates a low active signal.

9.1. Parity

AudioPCI 97 implements the PAR signal. This signal is an even parity check described in the PCI specification. AudioPCI 97 will generate PAR whenever it drives AD[31:0]. Although AudioPCI will generate PAR, it will not generate the Bus Error condition signals PERR# and SERR# due to parity errors on data received. This exception is allowed in the PCI Specification section 3.8.2.

9.2. LOCK#

AudioPCI 97 does not support PCI bus lock functions.

9.3. Bus Speed

Since AudioPCI 97 uses a high speed intermediate buffer to transfer data to and from the PCI bus, it runs at the standard 33 MHz. Rate. However, it is believed that the memory speed on the PCI bus may limit the transaction rate by inserting one wait state. All latency calculations are based on this assumption.

10. PIN DESCRIPTION

10.1. PCI Interface

The PCI Interface follows the information presented on the PCI Local Bus Specification Revision 2.2. For a more complete description of each of the PCI signal please refer to the PCI specification.

1	description of each of the PCI signal please refer to the PCI specification.
CLK	Clock: A 33MHz input signal from the PCI bus. This is the master timing control for all
DCTH	PCI transfers.
RST#	Reset: The device will essentially be in sleep mode after reset.
AD[31:0]	The Address/Data multiplexed signals of the PCI Bus.
C/BE#[3:0]	Bus Command and Byte Enables. Defines the type of transfer that will take place.
FRAME#	Cycle Frame. Driven by the current bus master, this signal indicates the beginning of a transfer. When FRAME# is deasserted, the transaction is in the final phase.
IRDY#	Initiator Ready. This signal indicates that the initiating agent (the bus master) is able to accept the data phase of the transaction. Normally used to create wait states by the master.
TRDY#	Target Ready. Driven by the target (the selected device), this signal indicates that the
	target is ready for the data transaction. Generally used to generate wait states by the
	target.
STOP#	Stop indicates the current target is requesting the master to stop the current transaction.
SERR#	System Error. This pin is an output only pin on the ES1371.
PAR	The Parity signal is even parity. The number of "1"s on AD[31:0],C/BE[3:0] and Par
	equal an even number.
IDSEL	Initialization Device Select. This signal is used as a chip select during configuration read and write transactions
DEVSEL#	Device Select. This signal, when actively driven, indicates that the driving device has decoded its address as the target of the current transaction.
REO#	Request indicates to the arbiter that AudioPCI 97 desires use of the bus.
GNT#	Grant. This signal indicates that control of the PCI Bus has been granted and AudioPCI
0111	97 is now the bus master.
INTA#	AudioPCI 97 supplies interrupt support for all possible interrupt configurations. This is done so that the greatest possible flexibility can be achieved during the configuration
	process.
PME#	Power Management Enable. This signal is not implemented in the ES1371. It is an output only and will be set high. It should be left as a no connect on a PC board.
	,

10.2. AC97 CODEC Interface

SDATAOUT	Serial Data to AC97 CODEC
SYNC	SYNC output to AC97 CODEC
SDATAIN	Serial Data from AC97 CODEC
BCLK	Bit Clock from AC97 CODEC

10.3. Miscellaneous

JYSTK[7:0]	Joystick and Button inputs
MIDI_OUT	Serial output for MIDI compatible communications
MIDI_IN	Serial input for MIDI compatible communications
XTALI/O	Crystal input and output
XTALOBUF	Crystal output buffered (for connection to AC97 CODEC)
GPIO[3:0]	General purpose input/output port. These pins have internal pullups.
I2S_LRCLKIN	External source I2S left/right clock input. No internal pullup/pulldown.
I2S_BCLKIN	External source I2S bit clock input. No internal pullup/pulldown.
I2S_SERIN	External Source I2S serial data input. No internal pullup/pulldown.

10.4. Power Supplies

VDD	Digital Supply Voltage (+5v)
VSS	Digital Ground pins

11. PINOUT.



12. TIMING.

AudioPCI 97 is being designed to conform to the PCI Local Bus Specification Revision 2.2. Since AudioPCI 97 has a high speed intermediate 8 LWORD RAM buffer, the design target is to have no wait states on the data transfers. This level of performance is currently being evaluated.

For detailed information on the PCI timing for AudioPCI 97 please refer to section 3.3 Bus Transactions in the PCI Specification.

The timing information for the signals from the AudioPCI 97 to the AC97 CODEC can be found in the Audio Codec '97 Component Specification.

13. DC Characteristics

The DC characteristics for AudioPCI 97 conform to the DC specification for the PCI bus.

14. Mechanical Information



15. APPENDIX

15.1. Bus Latency

Since each audio channel has a 64 byte buffer, the Latency requirement for the PCI bus can be calculated as follows:

For 8 bit audio: 32 Samples (one half buffer) @ 44.1 kHz. = 725μ sec. For 16 bit audio: 16 Samples @ 44.1 kHz. = 363μ sec.

Therefore, once a Bus Request is made, AudioPCI 97 needs to have the PCI bus grant in 363 µsec. for 16 bit samples. In most game environments the sound effects are 8 bit and the high latency figure is acceptable. If more than one channel needs servicing, this does not impact the latency calculation because once the PCI Bus is granted it can be held until all channels are serviced. Since AudioPCI 97 uses 8 Long Word burst transfers, each channel is filled with one burst transfer and AudioPCI 97 can service all three with just 24 transfers.

15.2. Bus Bandwidth

The Bus bandwidth required by AudioPCI is very low. If all three channels are running at 44.1 kHz the total bandwidth is:

44.1 kHz \times 2 (stereo) \times 3 (channels) \times 2 (bytes) = 529 KBytes/sec.

This represents less than 0.5% of the available PCI Bus bandwidth.