

MB814100A-60L/-70L/-80L CMOS 4M X 1 BIT FAST PAGE MODE LOW POWER DRAM

CMOS 4,194,304 x 1 bit Fast Page Mode Low Power Dynamic RAM

The Fujitsu MB814100A is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of 4,194,304 memory cells in a x1 configuration. The MB814100A features a "fast page" mode of operation whereby high-speed access of up to 2,048-bits of data can be selected in the same row. The MB814100A-60L/-70L/-80L DRAM is ideally suited for memory applications such as embedded control, buffers, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814100A-60L/-70L/-80L is very small, the device can be used as a non--volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814100A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

PRODUCT LINE & FEATURES

Pai	ameler	MB814100A-60L	MB814100A-70L	MB814100A-80L		
RAS Acces	s Time	60ns max.	70ns max.	80ns max.		
CAS Acces	s Time	15ns max.	20ns max.	20ns max.		
Address Ac	cess Time	30ns max.	35ns max.	40ns max.		
Randam Cy	Randam Cycle Time		125ns min.	140ns min.		
Fast Page	vlode Cycle Time	40ns min.	45ns min.	45ns min.		
Low Power	Operating current	605mW max.	550mW max.	495mW max.		
Dissipation	Standby current	8.25mW max. (T	45ns min. 550mW max.	max. (CMOS level)		
	Battery Back up current	1.4mW max				

Refresh

- 4.194.304 words x 1 bit organization
- Silicon gate, CMOS, 3D–Stacked Capacitor Cell
- All input and output are TTL compatible
- 1024 refresh cycles every 128ms
- Fast page Mode, Read-Modify-Write capability On chip substrate bias generator for high performance

Common I/O capability by using early write

RAS only, CAS-before-RAS, or Hidden

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	V _{IN} , V _{OUT}	-1 to +7	v
Voltage of V $_{CC}$ supply relative to VSS	Vcc	-1 to +7	v
Power Dissipation	PD	1.0	w
Short Circuit Output Current	<u> </u>	50	mA
Storage Temperature	T _{STG}	-55 to +125	°c

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3749756 0005316 T40 🖿

Copyright C 1992 by FYJITSU LIMITED



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to However, it is advised that normal preclations of failed avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. 1



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A10, DIN	C _{IN1}		5	pF
Input Capacitance, RAS, CAS, WE	C _{IN2}	_	7	pF
Output Capacitance, DOUT	Cout	_	7	pF

1-162

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	, i Min : C	Тур	Max.	Unit	Amblent Operating Temp
Supply Voltage	Гī	Vcc	4.5	5.0	5.5	v	
	Ľ	V _{SS}	0	0	0		0 °C to +70 °C
Input High Voltage, all inputs	1	VIH	2.4	-	6.5	v	
Input Low Voltage, all inputs	1	VIL	-2.0	_	0.8	v	

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any one of 4, 194, 304 cell addresses in the memory matrix. Since only eleven address bits (A0-A 10) are available, the column and row inputs are separately strobed by TAS and CAS as shown in Figure 5. First, eleven row address bits are applied on pins A0-through-A10 and latched with the row address strobe (TAS) then, eleven column address bits are applied and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of TAS and CAS, are spectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min)+ t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of two basic ways—an early write cycle and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- tRAC : from the falling edge of RAS when tRCD (max) is satisfied.
- tCAC : from the falling edge of CAS when tRCD is greater than tRCD (max).
- tAA : from column address input when tRAD is greater than tRAD (max).

The data remains valid until either CAS returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, TAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 2,048-bits can be accessed and, when multiple MB 814100As are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

1-164

🔳 3749756 0005319 75T 📕

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

Parami	er Notes	Symbol	Conditions	Min	Values Typ	Max	Unit
Output high voltage	٦ ا	V _{он}	l _{OH} ≃–5 mA	2.4		—	<u>n 16. jú 18. j</u>
Output low voltage		VOL	l _{OL} = 4.2 mA	_		0.4	v
Input leakage current (any input)		۱ _{۱(L)}	$0V \le V_{IN} \le 5.5V;$ $4.5V \le V_{CC} \le 5.5V;$ $V_{SS} = 0V;$ All other pins not under test = 0V	-10	_	10	μА
Output leakage currer	nt	I _{О(L)}	0V≤V _{OUT} ≤ 5.5V; Data out disabled	-10	-	10	
Operating current	MB814100A-60L					110	
(Average Power supply current)	MB814100A-70L	I _{CC1}	RAS & CAS cycling; tac = min	—	—	100	mA
	MB814100A-80L					90	
Standby current	TTL level	1	RAS = CAS = V _H			1.5	mA
(Power supply current)	CMOS level	I _{CC2}	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$			200	μА
Refresh current #1	MB814100A-60L		CAS = VIH, RAS cycling; tRc = min	-		110	
(Average power sup-	MB814100A-70L	icca				100] mA
ply current) 2	MB814100A-80L					90	
Fast Page Mode	MB814100A-60L		RAS =VIL, CAS cycling;			55	
current 2	MB814100A-70L	ICC4	tec = min		_	50	mA
	MB814100A-80L					45	
Refresh current #2	MB814100A60L		RAS cycling;			90	
(Average power sup-	MB814100A-70L	I _{CC5}	CAS-before-RAS;	—	-	80	mA
ply current) 2	MB814100A-80L		trc = min			70	
Battery Back up	MB814100A-60L		RAS cycling,				
current (Average power 2	MB814100A-70L	I _{CC6}	CAS-before-RAS; trc = 125µs, tras≕min.to1µs,	—	—	250	μΑ
supply current)	MB814100A-80L		VIH≥Vcc–0.2V, VIL≤0.2V				

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

215		Symbol	MB814100A-60L		MB814100A-70L		MB814100A-80L		1	
No.	No. Paraméter Notes		Min	Max	Min	Max	Min	Max	Unit	
1	Time Between Refresh	t _{REF}	—	128	-	128	—	128	ms	
2	Random Read/Write Cycle Time	t _{RC}	110	—	125	—	140	—	ns	
3	Read-Modify-Write Cycle Time	t RWC	130	—	150	—	165	—	ns	
4	Access Time from RAS 6,9	t _{RAC}	—	60	—	70	-	80	ns	
5	Access Time from CAS 7,9	1 _{CAC}	_	15	—	20	—	20	ns	
6	Column Address Access Time 8,9	tAA		30	—	35	_	40	80	
7	Output Hold Time	t _{OH}	0	_	0	—	0	—	ns	
8	Output Buffer Turn On Delay Time	ton	0	_	0	—	0	_	ns	
9	Output Buffer Turn off Delay Time 10	tOFF	—	15		15	-	20	ns	
10	Transition Time	t _T	2	50	2	50	2	50	ns	
11	RAS Precharge Time	t _{RP}	40	—	45		50	-	ns	
12	RAS Pulse Width	t _{RAS}	60	100000	70	100000	80	100000	ns	
13	RAS Hold Time	t _{ASH}	15	—	20	-	20		ns	
14	CAS to RAS Precharge Time	t _{CRP}	5		5	—	5	—	ns	
15	RAS to CAS Delay Time [11,12]	t _{RCD}	20	45	20	50	20	60	ns	
16	CAS Pulse Width	t _{cas}	15	_	20	_	20		ns	
17	CAS Hold Time	t _{CSH}	60	-	70	_	80	—	ns	
18	CAS Precharge Time (Normal) 17	t _{CPN}	10	—	10	-	10	—	ns	
19	Row Address Set Up Time	t _{ASR}	0	—	0	-	0		ns	
20	Row Address Hold Time	t _{RAH}	10	_	10	—	10	—	ns	
21	Column Address Set Up Time	t _{ASC}	0	-	0		0	-	ns	
22	Column Address Hold Time	t _{CAH}	12	—	12	—	15		ns	
23	RAS to Column Address Delay Time 13	t _{RAD}	15	30	15	35	15	40	កទ	
24	Column Address to RAS Lead Time	t _{RAL}	30		35	_	40		ns	
25	Column Address to CAS Lead time	t _{CAL}	30		35	—	40	—	ns	
26	Read Command Set Up Time	t _{RCS}	0	_	0	—	0		ns	
27	Read Command Hold Time Referenced to RAS	t _{RRH}	0	—	0	_	0	—	ns	
28	Read Command Hold Time Referenced to CAS 14	t _{RCH}	0	_	0	—	0	—	ns	
29	Write Command Set Up Time 15	twcs	0	_	0	-	0	—	ns	
30	Write Command Hold Time	t _{WCH}	10		10	_	12	-	ns	
31	WE Pulse Width	t _{WP}	10	—	10	—	12	—	ns	
32	Write Command to RAS Lead Time	t _{RWL}	15	—	20		20	_	ns	
33	Write Command to CAS Lead Time	t _{CWL}	15	-	18	-	20	—	ns	
34	DIN set Up Time	t _{DS}	0	_	0		0	-	ns	
35	DIN Hold Time	t _{DH}	10		10		12		ns	
36	RAS to WE Delay Time 15	t _{RWD}	60		70		80	_	ns	
37	CAS to WE Delay Time 15	t _{CWD}	15		20		20	_	ns	

1-166

🔳 3749756 0005321 308 📕

AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parametar Notes	Symbol	MB8141	00A-60L	MB8141	00A-70L	MB8141	00A-80L	
		ayinoor	Mìn	Max	Min	Max	Min	Mex	Unlt
38	Column Address to WE Delay Time 15	t AWD	30	-	35	_	40	_	កទ
39	RAS Precharge time to CAS Active Time (Refresh cycles)	t _{RPC}	0	_	0	_	0	-	ns
40	CAS Set Up Time for CAS-before- RAS Refresh	t _{CSR}	0	-	0	-	0	-	ns
41	CAS Hold Time for CAS-before- RAS Refresh	t _{CHR}	10	-	10	_	12	-	ns
42	WE Set Up Time from RAS [18]	t _{WSR}	0	-	0	_	0	_	ns
43	WE Hold Time from RAS [18]	t _{WHR}	10	_	10	_	10	_	ns
51	Fast Page Mode Read/Write Cycle Time	t _{PC}	40	_	45	-	45		ns
52	Fast Page Mode Read-Modify-Write Cycle Time	t _{PRWC}	60	-	68	-	70	-	ns
53	Access Time from CAS Precharge 9,16	t _{CPA}	_	35	-	40	_	40	ns
54	Fast Page Mode CAS Precharge Time	t _{CP}	10	-	10	_	10	—	ns
55	Fast Page Mode RAS Pulse width	t _{RASP}	_	200000	_	200000	_	200000	ns.
56	Fast Page Mode RAS Hold Time from CAS Precharge	t _{RHCP}	35	-	40	-	40	-	ns
57	Fast Page Mode CAS Precharge to WE Delay Time	t _{CPWD}	35	_	40	_	40	_	ns

Notes:

- 1. Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

Icc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

Icc1, Icc3 and Icc5 are specified at one time of address change during $\overrightarrow{RAS} = V_{IL}$ and $\overrightarrow{CAS} = V_{IH}$.

Icc4 is specified at one time of address change during one Page Cycle.

Icce is the value in the Address fixed data.

- An Initial pause (FAS = CAS = VIH) of 200µs is required after power-up followed by any eight FAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-FAS initialization cycles instead of 8 FAS cycles are required.
- 4. AC characteristics assume tr = 5ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- If tRCD≥tRCD (max), tRAD≥tRAD (max), and tASC≥tAA -tCAC t T, access time is tCAC.
- If trad≥ trad (max) and tasc≤ taa tcac t ⊤, access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. torr is specified that output buffer change to high impedance state.

- 11. Operation within the taco (max) limit ensures that tacc (max) can be met. taco (max) is specified as a reference point only; if taco is greater than the specified taco (max) limit, access time is controlled exclusively by tcac or t tat.
- 12. t_{RCD} (min) = t_{RAH} (min)+ $2t_T$ + t_{ASC} (min).
- 13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or t AA.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. t wcs , t cwp , t, Rwp and tawp are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twcs \geq t wcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If t cwp \geq t cwp (min), t Rwp \geq t Rwp (min), and t Awp \geq t Awp (min), the cycle is a read modify-write cycle and data from the selected cell will apper at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be exected by satisfying trawL , t cwL , tcAL and traw specifications.
- 16 tCPA is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tCP is long, tCPA is longer than tCPA (max).
- 17. Assumes that CAS -before- RAS refresh.
- 18. Assumes that Test mode function.



FUNCTIONAL TRUTH TABLE

	Clock Input		Address input		D	Data -		Note	
Operation Mode	RAS	CAS	WE	Row	Column	input	Output	Refresh	NOLE
Standby	н	н	x	—	-	-	High-Z		
Read Cycle	L	L	н	Valid	Valid	—	Valid	Yes *1	$t_{RCS} \ge t_{RCS}$ (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	t _{wcs} ≥ t _{wcs} (min)
Read–Modify–Write Cycle	L	L	H→L	Valid	Valid	X → Valiď	Valid	Yes *1	$t_{CWD} \ge t_{CWD}$ (min)
RAS-only Refresh Cycle	L	н	x	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	н	—	-		High-Z	Yes	$t_{CSR} \ge t_{CSR}$ (min)
Hidden Refresh Cycle	H→L	L	н	-	-	_	Valid	Yes	Previous data is kept
Test mode set cycle (CBR)	L	L	L	_	—		High-Z	Yes	$t_{CSR} \ge t_{CSR}$ (min) $t_{WSR} \ge t_{WSR}$ (min)
Test mode set cycle (Hidden)	H→L	L	L			—	Valid	Yes	$t_{CSR} \ge t_{CSR} \text{ (min)}$ $t_{WSR} \ge t_{WSR} \text{ (min)}$

Notes:

X : "H" or "L" *1: It is impossible in Fast Page Mode.

3749756 0005323 180 🛲



The read cycle is executed by keeping both RAS and CAS "L" and keeping WE "H" throughout the cycle. The row and column addresses are latched with RAS and CAS, respectively. The data output remains valid with CAS "L", i.e., if CAS goes "H", the data becomes invalid after tOH is satisfied. The access time is determined by RAS (tRAC), CAS (tCAC), or Column address input (tAA). If tRCD (RAS to CAS delay time) is greater than the specification, the access time is tAA.



later falling edge of CAS or WE and written into memory. In addition, during write cycle, tRWL and tRAL must be satisfied with the specifications.

1-170

🔲 3749756 0005325 T53 🎟





DESCRIPTION

The fast page mode read cycle is executed after normal cycle with holding \overrightarrow{RAS} "L", applying column address and CAS, and keeping WE "H". Once an address is selected normally using the \overrightarrow{RAS} and \overrightarrow{CAS} , other addresses in the same row can be selected by only changing the column address and applying the \overrightarrow{CAS} . During fast page mode, the access time is tCAC, tAA, or tCPA, whichever occurs later. Any of the 2048 bits belonging to each row can be accessed.

🔳 3749756 0005327 826 📖

1

1





1-174

■ 3749756 DDO5329 6T9 ■



DESCRIPTION

The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are also refreshed by executing one of three cycles. 1024 row address must be refreshed every 128ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB814100A has three types of refresh modes, RAS-only refresh, CAS-before-RAS refresh, and Hidden refresh.

The RAS only refresh is executed by keeping RAS "L" and CAS "H" throughout the cycle. The row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, the DOUT pin is kept in a high impedance state.



WE must be held "H" for the specified set up time (tWSR) before RAS goes "L" in order not to enter "test mode".



1-176

🔳 3749756 0005331 257 🔳





DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

- Row Address: Bits A0 through A10 are defined by the on-chip refresh counter.
 - Column Address: Bits A0 through A10 are defined by latching levels on A0-A9 at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.			MB8141	00A-60L	MB814100A-70L		MB81410	Unit	
	Parameter	Symbol	Min	Мах	Min	Max	Min	Max	Unit
90	Access Time from CAS	t FCAC		50		55	_	60	ns
91	Column Address Hold Time	t _{FCAH}	30	—	30		35		ns
92	CAS to WE Delay Time	t _{FCWD}	50	-	55	_	60	_	ns
93	CAS Puls width	t _{FCAS}	50	_	55		60	—	ns
94	RAS Hold Time	t _{FRSH}	50	_	55	_	60		ns

Note . Assumes that CAS-before-RAS refresh counter test cycle only.

1-178

🖬 3749756 0005333 02T 📰

PACKAGE DIMENSIONS

(Suffix : -PJN)



PACKAGE DIMENSIONS (Continued)

(Suffix : -PZ)

1



1

PACKAGE DIMENSIONS (Continued)

(Suffix : -PFTN)



1-181

PACKAGE DIMENSIONS (Continued)

(Suffix : -PFTR)



1-182

🖬 3749756 0005337 775 🛤