int_{el}.

21464 256K (65,536 x 4) DYNAMIC RAM WITH FAST PAGE MODE

Performance Range

Symbol	Parameter	21464-08	Units
t _{RAC}	Access Time from RAS	80	ns
tCAC	Access Time from CAS	30	ns
t _{RC}	Read Cycle Time	150	ns

- Page Mode Capability
- CAS-Before-RAS Refresh Capability
- RAS-Only and Hidden Refresh Capability
- Early Write or Output Enable Controlled Write
- Single + 5V ± 10% Power Supply
- 256 Cycle/4 ms Refresh
- TTL Compatible Inputs and Outputs
- JEDEC Standard Pinout in PDIP (P)

Intel's 21464 is a fully decoded 65,536 x 4 dynamic random access memory. The design is optimized for high speed, high performance applications such as computer memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The 21464 features page mode which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. Multiplexed row and column address inputs permit the 21464 to be housed in a standard 18-pin DIP.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and outputs are TTL compatible.



Figure 1. Functional Block Diagram

int_el.



Figure 2. Pin Configuration

PIN NAMES	PIN NAMES						
A0-A7	Address Input						
DQ1-DQ4	Data In/Out						
W	Read/Write Input						
RAS	Row Address Strobe						
CAS	Column Address Strobe						
Vcc	Power (+5V)						
	Ground						
V _{SS} OE	Output Enable						

7-19

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin
Relative to V _{SS} 1V to +7V
Voltage on V _{CC} Supply
Relative to V_{SS}
Storage Temperature
Power Dissipation
Short Circuit Output Current

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

RECOMMENDED OPERATING CONDITIONS Voltages referenced to V_{SS} , $T_A = 0$ to 70°C

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5.0	5.5	v
V _{SS}	Ground	0	0	0	v
VIH	Input High Voltage	2.4		V _{CC} + 1	v
VIL	Input Low Voltage	- 1.0		0.8	v

DC OPERATING CHARACTERISTICS

Recommended operating conditions unless otherwise noted

Symbol	Parameter		Min	Max	Units	Test Condition
I _{CC1}	Operating Current*	21464-08		65	mA	RAS and CAS Cycling @ t _{RC} = Min
I _{CC2}	Standby Current	21464-08	2.0		mA	$\overline{RAS} = \overline{CAS} = V_{IH}$
ICC3	RAS-Only Refresh Current*	21464-08	60		mA	$\overline{CAS} = V_{IH}$, \overline{RAS} Cycling @ $t_{RC} = Min$
I _{CC4}	Page Mode Current*	21464-08	40		mA	$\overline{RAS} = V_{1L}$, \overline{CAS} Cycling: $t_{PC} = Min$
I _{CC5}	CAS-Before-RAS* Refresh Current	21464-08	65		mA	RAS Cycling @ t _{RC} = Min
ι _Γ	Input Leakage Current		-10	10	μΑ	Any input $0 \le V_{IN} \le 5.5V$, $V_{CC} = 5.5V$, $V_{SS} = 0V$, All Other Pins Not Under Test = $0V$
IDQL	Output Leakage Current		- 10	10	μΑ	Data Out is Disabled, 0V \leq V _{OUT} \leq 5.5V, V _{CC} = 5.5V, V _{SS} = 0V
VOH	Output High Voltage Level		2.4		V	I _{OH} = 5 mA
VOL	Output Low Voltage Level			0.4	V	I _{OL} = 4.2 mA

NOTE:

*I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current.

CAPACITANCE $T_A = 25^{\circ}C$

Symbol	Parameter	Min	Max	Unit
C _{IN1}	Input Capacitance (A0-A7)		5	pF
C _{IN2}	Input Capacitance (RAS, CAS, W, OE)		8	pF
C _{DQ}	Output Capacitance (D _{Q1} -D _{Q4})		7	pF

Symbol	Parameter	21	464-08	Units	Notes
		Min	Max	Unita	NULUS
t _{RC}	Random Read or Write Cycle Time	150		ns	
tRWC	Read-Modify-Write Cycle Time	225		ns	
t _{RAC}	Access Time from RAS		80	ns	3, 4, 11
t _{CAC}	Access Time from CAS		30	ns	3, 4, 5
t _{AA}	Access Time from Column Address		40	ns	3, 10
^t CLZ	CAS to Output in Low-Z	5		ns	3
t _{OFF}	Output Buffer Turn-Off Delay	0	25	ns	7
t _T	Transition Time (Rise and Fall)	3	50	ns	2
t _{RP}	RAS Precharge Time	75		ns	
tRAS	RAS Pulse Width	80	10,000	ns	
t _{RSH}	RAS Hold Time	30		กร	
^t CPN	CAS Precharge Time (All Cycles Except Page Mode)	15		ns	
tCAS	CAS Pulse Width	30	10,000	ns	
tCSH	CAS Hold Time	80		ns	
tRCD	RAS to CAS Delay Time	25	60	ns	4
tRAD	RAS to Column Address Delay Time	20	40	ns	11
^t CRP	CAS to RAS Precharge Time (RAS Only Refresh)	15		ns	
tASR	Row Address Set-Up Time	0		ns	
tRAH	Row Address Hold Time	15		ns	
tASC	Column Address Set-Up Time	0		ns	
t _{CAH}	Column Address Hold Time	20		ns	
t _{AR}	Column Address Hold Time Referenced to RAS	65		ns	6

AC CHARACTERISTICS (0°C \leq T_A \leq 70°C = 5.0V \pm 10%. See notes 1, 2)

0h.e.l	Parameter	2146	4-08	Units	Notes
Symbol		Min	Max		
tRAL	Column Address to RAS Lead Time	40		ns	
tRCS	Read Command Set-Up Time	0		ns	
t _{RCH}	Read Command Hold Time Referenced to CAS	5		ns	9
^t RRH	Read Command Hold Time Referenced to RAS	5		ns	9
twcs	Write Command Set-Up Time	0		ns	8
twch	Write Command Hold Time	15		ns	
twp	Write Command Pulse Width	15		ns	
tRWL	Write Command to RAS Lead Time	30		ns	
tCWL	Write Command to CAS Lead Time	30		ns	
t _{DS}	Data-In Set-Up Time	0		ns	10
t _{DH}	Data-In Hold Time	15		ns	10
tCWD	CAS to Write Enable Delay	60		ns	8
tRWD	RAS to Write Enable Delay	110		ns	8
tawd	Column Address to W Delay Time	70		ns	- 8
twcR	Write Command Hold Time Referenced to RAS	60		ns	6
^t DHR	Data-In Hold Time Referenced to RAS	60	· .	ns	6
^t OEA	Access Time from OE		20	ns	
tOED	OE to Data in Delay Time	25		ns	
	Output Buffer Turn Off Delay from OE		20	ns	
toeh	OE Hold Time Referenced to W	20		ns	
	Refresh Period (256 Cycles)		4		ms

AC CHARACTERISTICS ($0^{\circ}C \le T_A \le 70^{\circ}C = 5.0V \pm 10^{\circ}$. See notes 1, 2) (Continued)	

7

Symbol	Parameter	21464-08		Units	Notes
		Min	Max		NULES
^t CSR	CAS Set-Up Time (CAS-Before-RAS Refresh)	10		ns	
^t CHR	CAS Hold Time (CAS-Before-RAS Refresh)	25		ns	
^t CPT	Refresh Counter Test CAS Precharge	50		ns	
t _{PC}	Page Mode Cycle Time	55		ns	
t _{CP}	CAS Precharge Time (Page Mode Only)	15		ns	
t _{CPA}	Access Time from CAS Precharge	40	45	ņs	3
t _{PRWC}	Fast Page Mode Read-Modify-Write	120		ns	
tRASP	RAS Pulse Width (Fast Page Mode)	80	10,000	ns	
t _{ROH}	RAS Hold Time Referenced to OE	20		ns	

AC CHARACTERISTICS ($0^{\circ}C \le T_A \le 70^{\circ}C = 5.0V \pm 10^{\circ}$). See notes 1, 2) (Continued)

NOTES:

1. An initial pause of 200 μ s is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.

V_{IN}(min) and V_{IL}(max) are referenced levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5 ns for all inputs.

3. Measured with a load equivalent to 2 TTL loads and 100 pF.

4. Operation within the $t_{RCD}(max)$ limit insures that $t_{RAC}(max)$ can be met. $t_{RCD}(max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(max)$ limit, then access time is controlled exclusively by t_{CAC} .

5. Assumes that $t_{RCD} \ge t_{RCD}(max)$.

6. tAR, tWCR, tDHR are referenced to tRAD(max).

7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.

8. twcs, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{MCS} \ge t_{MCS}(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t_{CWD} \ge t_{CWD}(min) and t_{RWD} \ge t_{RWD}(min) and t_{AWD} \ge t_{RWD}(min) and t_{AWD} \ge t_{RWD}(min) and t_{AWD} \ge t_{RWD}(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.

11. Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.

TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE (EARLY WRITE)







READ-MODIFY-WRITE CYCLE



7-26

PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



7-27







RAS-ONLY REFRESH CYCLE



CAS-BEFORE-RAS REFRESH CYCLE



7

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)





CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE

7-31

This Material Copyrighted By Its Respective Manufacturer

7

DEVICE OPERATION

The 21464 contains 262,144 memory locations organized as 65,536 4-bit words. Sixteen address bits are required to address a particular 4-bit word in the memory array. Since the 21464 has only 8 address input pins, time multiplexed addressing is used to input 8 row and 8 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), and the column address strobe (CAS) and the valid address inputs.

Operation of the 21464 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 8 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any 21464 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enought to satisfy the RAS precharge time (t_{RP}) requirement.

RAS and **CAS** Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by $t_{\text{RAS}}(\text{min})$ and $t_{\text{CAS}}(\text{min})$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the 21464 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (\overline{W}) high during a $\overline{RAS}/\overline{CAS}$ cycle. The four outputs of the 21464 remain in the Hi-Z state until valid data appears at the outputs. The 21464 has common data I/O pins. For this reason an output enable control input (\overline{OE}) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, \overline{OE} must be low for the period of time defined by toEA and toEZ. If \overline{CAS} goes low before t_{RCD}(max), the access time to valid data is specified by t_{RAC}. If \overline{CAS} goes low after $t_{RCD}(max)$, the access time is measured from \overline{CAS} and is specified by t_{CAC} . In order to achieve the minimum access time, $t_{RAC}(min)$, it is necessary to bring \overline{CAS} low before $t_{RCD}(max)$.

Write

The 21464 can perform early write and read-modifywrite cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and \overline{CAS} . In any type of write cycle Data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cells appears at the outputs before and during the time that data is being written into the same cell locations. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write timing requirements. The output enable input (\overline{OE}) must be low during the time defined by t_{OEA} and t_{OEZ} for data to appear at the outputs. If t_{CWD} and t_{RWD} are not met the output may contain invalid data. Conforming to the \overline{OE} timing requirements prevents bus contention on the 21464 DQ pins.

Data Output

The 21464 has tri-state output buffers which are controlled by \overline{CAS} and \overline{OE} . When either \overline{CAS} or \overline{OE} is high (V_{IH}) the outputs are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the outputs, the outputs first remain in the Hi-Z state until the data is valid and then the valid data appears at the outputs. The valid data remains at the outputs until either \overline{CAS} or \overline{OE} returns high. This is true even if a new \overline{RAS} cycle occurs (as in hidden refresh). Each of the 21464 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Page Mode Read, Page Mode, Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-Only Refresh, Page Mode Write, CAS-Only Cycle.

Indeterminate Output State; Delayed Write (t_{CWD} or t_{RWD} are not met).

Refresh

The data in the 21464 is stored on a tiny capacitor within each memory cell. Due to leakage the data will leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 4 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This must be performed on each of the 256 row addresses (A_0-A_7) every 4 ms.

CAS-Before-RAS Refresh: The 21464 has CAS-Before-RAS refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set-up time (t_{CSR}) before RAS goes low, the on-chip refresh circuity is enabled. An internal refresh operation automatically occurs and the on-chip refresh address counter is internally incremented in preparation for the next CAS-Before-RAS refresh Cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the lastest valid data at the outputs by extending the \overline{CAS} active time and cycling \overline{RAS} . The 21464 hidden refresh cycle is actually a \overline{CAS} -Before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required in hidden refresh cycles by DRAMS that do not have \overline{CAS} -Before-RAS refresh capability.

Other Refresh Methods: It is also possible to refresh the 21464 by using read, write or read-modifywrite cycles. Whenever a row is accessed all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-Before-RAS refresh are the preferred methods.

Page Mode

Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A page mode cycle begins with a normal cycle. While RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Power-Up

If $\overline{RAS} = V_{SS}$ during power-up, the 21464 might begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that \overline{AS} and CAS track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.

An initial pause of 100 μ s is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initializations cycles are also required after an 4 ms period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the 21464 inputs act like unterminated transmission lines resulting in significant positive and negative overshoots at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the 21464 input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20Ω to 40Ω .

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMs. The impedance is minimized if all the power supply traces to all the DRAMs run both horizontally and vertically and are connected at each intersection, or better yet, if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMs these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on the memory boards to facilitate the shortest possible address and control lines to all the DRAMs.

Decoupling

The importance of proper decoupling cannot be overemphasized. Excessive transient noise or voltage droop on the V_{CC} line can cause loss of data integrity. (soft errors). The total combined voltage changes over time in the V_{CC} to V_{SS} voltage (measured at the device pins) should not exceed 500 mV.

A high frequency 0.3 μF ceramic decoupling capacitor should be connected between the V_{CC} and

PACKAGE DIMENSIONS

18-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)

ground pins of each 21464 using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the 21464 and they supply much of the current used by the 21464 during cycling.

In addition, a large tantalum capacitor with a value of 47 μ F to 100 μ F should be used for bulk decoupling to recharge the 0.3 μ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor shuld be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.



Item	Millimeters	Inches
A	22.950 ± 0.05	0.903 ± 0.002
В	6.40 ± 0.05	0.252 ± 0.002
С	7.62	0.300
D	0.025 ± 0.025	0.010 ± 0.001
Е	3.25 ± 0.05	0.128 ± 0.002
F	0.506 ± 0.1	0.020 ± 0.004
G	3.302 ± 0.1	0.130 ± 0.004
н	2.54	0.100
ł	1.27 ± 0.05	0.050 ± 0.002
J	0.457 ± 0.05	0.018 ± 0.002
к	1.32	0.052

REVISION SUMMARY

The following list represents the key differences between version -005 and -006 of the 21464 data sheet.

- 1. Deleted 21464-06, 21464-07, and 21464-10 products and specifications.
- 2. Deleted ZIP (Z) and PLCC (N) packages.

3. Deleted Sales Office mailing lists.