



# M5M41000BP, J, L, VP, RV-7, -8, -10

**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**

## DESCRIPTION

This is a family of 1048576-word by 1-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of triple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the RAS-only refresh mode, the hidden refresh mode and CAS before RAS refresh mode are available.

## FEATURES


Type name	RAS access time (max. ns)	CAS access time (max. ns)	Address access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ mW)
M5M41000B-7	70	20	35	140	230
M5M41000B-8	80	20	40	160	200
M5M41000B-10	100	25	50	190	175

- High performance CMOS technology
- Standard 18 pin DIP, 26 pin SOJ, 20 pin ZIP, 24 pin TSOP
- Single 5V±10% supply
- Low standby power dissipation  
2.75mW (Max) . . . . . CMOS Input level
- Low operating power dissipation  
M5M41000B-7 . . . . . 440mW (Max)  
M5M41000B-8 . . . . . 385mW (Max)  
M5M41000B-10 . . . . . 330mW (Max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-Modify-write, RAS-only-Refresh, Fast-Page-Mode capabilities
- CAS before RAS refresh mode capability
- All inputs, output TTL compatible and low capacitance.
- 512 refresh cycles every 8ms
- CAS controlled output allows hidden refresh
- Wide RAS low pulse width for  
Fast-Page-Mode . . . . . 100μs Max


## APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


## PIN CONFIGURATION (TOP VIEW)



## Outline 18P4Y (DIP)




## Outline 26POJ (SOJ)




## Outline 20P5L-A(ZIP)

NC: NO CONNECTION

**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****PIN CONFIGURATION (TOP VIEW)**

Outline 24P3B-C (TSOP)



Outline 24P3B-D (TSOP)

NC: NO CONNECTION

**FUNCTION**


The M5M41000BP, J, L, VP, RV provide, in addition to normal read, write, and read-modify-write operations, a

number of other functions, e.g., fast page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs						Output Q	Refresh	Remark
	RAS	CAS	W	D	Row address	Column address			
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	
Write (Early write)	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	Fast page mode identical
Read-Modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
CAS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note ACT active, NAC nonactive, DNC don't care, VLD valid, APD applied, OPN open

**BLOCK DIAGRAM**

**M5M41000BP, J, L, VP, RV-7, -8, -10****FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-1~7	V
V <sub>I</sub>	Input voltage		-1~7	V
V <sub>O</sub>	Output voltage		-1~7	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	1000	mW
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		-65~150	°C

**RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = 0~70°C, unless otherwise noted) (Note 1)**

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.4		6.5	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-1.0		0.8	V

Note 1: All voltage values are with respect to V<sub>SS</sub>.**ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted) (Note 2)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5mA	2.4		V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2mA	0		0.4	V
I <sub>OZ</sub>	Off-state output current	Q floating, V <sub>OUT</sub> ≤ V <sub>OUT</sub> ≤ 5.5V	-10		10	μA
I <sub>I</sub>	Input current	0V ≤ V <sub>IN</sub> ≤ 6.5, Other input pins = 0V	-10		10	μA
I <sub>CC1(AV)</sub>	Average supply current from V <sub>CC</sub> operating (Note 3, 4)	M5M41000B-7 M5M41000B-8 M5M41000B-10	RAS, CAS cycling t <sub>RC</sub> = t <sub>WC</sub> = min, output open	80 70 60		mA
I <sub>CC2</sub>	Supply current from V <sub>CC</sub> , standby		RAS = CAS = V <sub>IH</sub> , output open RAS = CAS ≥ V <sub>CC</sub> - 0.5, output open	2 0.5		mA
I <sub>CC3(AV)</sub>	Average supply current from V <sub>CC</sub> refreshing (Note 3)	M5M41000B-7 M5M41000B-8 M5M41000B-10	RAS cycling, CAS = V <sub>IH</sub> t <sub>RC</sub> = min, output open	80 70 60		mA
I <sub>CC4(AV)</sub>	Average supply current from V <sub>CC</sub> Fast page mode (Note 3, 4)	M5M41000B-7 M5M41000B-8 M5M41000B-10	RAS = V <sub>IL</sub> , CAS = cycling t <sub>PC</sub> = min, output open	70 60 50		mA
I <sub>CC6(AV)</sub>	Average supply current from V <sub>CC</sub> CAS before RAS refresh mode (Note 3)	M5M41000B-7 M5M41000B-8 M5M41000B-10	CAS before RAS refresh cycling t <sub>RC</sub> = min, output open	80 70 60		mA

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1(AV)</sub>, I<sub>CC3(AV)</sub>, I<sub>CC4(AV)</sub> and I<sub>CC6(AV)</sub> are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4: I<sub>CC1(AV)</sub> and I<sub>CC4(AV)</sub> are dependent on output loading. Specified values are obtained with the output open.**CAPACITANCE (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>I(A)</sub>	Input capacitance, address inputs (Note 5)			5	pF	
C <sub>I(D)</sub>	Input capacitance, data input			5	pF	
C <sub>I(W)</sub>	Input capacitance, write control input			7	pF	
C <sub>I(RAS)</sub>	Input capacitance, RAS input			7	pF	
C <sub>I(CAS)</sub>	Input capacitance, CAS input			7	pF	
C <sub>O</sub>	Output capacitance	V <sub>O</sub> = V <sub>SS</sub> , f = 1MHz, V <sub>I</sub> = 25mVrms		7	pF	

Note 5: C<sub>I(A)</sub> of ZIF is 6pF (max).

**M5M41000BP, J, L, VP, RV-7, -8, -10****FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****SWITCHING CHARACTERISTICS (Ta = 0~70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted) (Note 6)**

Symbol	Parameter	Limits						Unit	
		M5M41000B-7		M5M41000B-8		M5M41000B-10			
		Min	Max	Min	Max	Min	Max		
tCAC	Access time from CAS (Note 7, 8)		20		20		25	ns	
tRAC	Access time from RAS (Note 7, 9)		70		80		100	ns	
tCAA	Column address access time (Note 7, 10)		35		40		50	ns	
tCPA	Access time from CAS precharge (Note 7, 11)		40		45		55	ns	
tCLZ	Output low impedance time from CAS low (Note 7)	5		5		5		ns	
tOFF	Output disable time after CAS high (Note 12)	0	20	0	20	0	25	ns	

Note 6: An initial pause of 500μs is required after power-up followed by any 8 RAS or RAS/CAS cycles before proper device operation is achieved.

Note that RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 2TTL loads and 100pF.

8: Assume that tRCD(max) ≤ tRCD and tASC ≥ tASC(max).

9: Assumes that tRCD ≤ tRCD(max) and tRAD ≤ tRAD(max). If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC will increase by amount that tRCD or tRAD exceeds the value shown.

10: Assume that tRAD ≥ tRAD(max) and tASC ≤ tASC(max).

11: Assume that tCP ≤ tCP(max) and tASC ≥ tASC(max).

12: tOFF(max) defines the time at which the output achieves the high impedance state ( $|I_{OUT}| \leq | \pm 10\mu A |$ ) and is not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

**TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)**

(Ta = 0~70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted, see notes 13, 14)

Symbol	Parameter	Limits						Unit	
		M5M41000B-7		M5M41000B-8		M5M41000B-10			
		Min	Max	Min	Max	Min	Max		
tREF	Refresh cycle time		8		8		8	ns	
tRP	RAS high pulse width		60		70		80	ns	
tRCD	Delay time, RAS low to CAS low (Note 15)	20	50	25	60	25	75	ns	
tCRP	Delay time, CAS high to RAS low (Note 16)	10		10		10		ns	
tCPN	CAS high pulse width		10		10		10	ns	
tRAD	Column address delay time from RAS low (Note 17)	15	35	20	40	20	50	ns	
tASR	Row address setup time before RAS low	0		0		0		ns	
tASC	Column address setup time before CAS low (Note 18)	0	10	0	15	0	20	ns	
tRAH	Row address hold time after RAS low		10		15		15	ns	
tCAH	Column address hold time after CAS low or W low		15		20		20	ns	
tT	Transition time (Note 19)	3	50	3	50	3	50	ns	

Note 13: The timing requirements are assumed  $t_T = 5\text{ns}$ .

14:  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals.

15: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is defined as tCAC and tCAA as shown in notes 8, 10.

16: tCRP requirement is applicable for all RAS/CAS cycles.

17: tRAD(max) is specified as a reference point only. If tRAD ≥ tRAD(max) and tASC ≤ tASC(max), access time is controlled exclusively by tCAA.

18: tASC(max) is specified as a reference point only. If tRCD ≥ tRCD(max) and tASC ≥ tASC(max), access time is controlled exclusively by tCAC.

19: tT is measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ .



**M5M41000BP, J, L, VP, RV-7, -8, -10****FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Read and Refresh Cycles**

Symbol	Parameter	Limits						Unit	
		M5M41000B-7		M5M41000B-8		M5M41000B-10			
		Min	Max	Min	Max	Min	Max		
$t_{RC}$	Read cycle time	140		160		190		ns	
$t_{RAS}$	$\overline{RAS}$ low pulse width	70	10000	80	10000	100	10000	ns	
$t_{CAS}$	$\overline{CAS}$ low pulse width	20	10000	20	10000	25	10000	ns	
$t_{CSH}$	$\overline{CAS}$ hold time after $\overline{RAS}$ low	70		80		100		ns	
$t_{RSH}$	$\overline{RAS}$ hold time after $\overline{CAS}$ low	20		20		25		ns	
$t_{RCS}$	Read setup time before $\overline{CAS}$ low	0		0		0		ns	
$t_{RCH}$	Read hold time after $\overline{CAS}$ high	(Note 20)	0	0		0		ns	
$t_{RRH}$	Read hold time after $\overline{RAS}$ high	(Note 20)	10	10		10		ns	
$t_{RAL}$	Column address to $\overline{RAS}$ setup time	35		40		50		ns	
$t_{RPC}$	Precharge to $\overline{CAS}$ active time	0		0		0		ns	

Note 20: Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.

**Write Cycle**

Symbol	Parameter	Limits						Unit	
		M5M41000B-7		M5M41000B-8		M5M41000B-10			
		Min	Max	Min	Max	Min	Max		
$t_{WC}$	Write cycle time	140		160		190		ns	
$t_{RAS}$	$\overline{RAS}$ low pulse width	70	10000	80	10000	100	10000	ns	
$t_{CAS}$	$\overline{CAS}$ low pulse width	20	10000	20	10000	25	10000	ns	
$t_{CSH}$	$\overline{CAS}$ hold time after $\overline{RAS}$ low	70		80		100		ns	
$t_{RSH}$	$\overline{RAS}$ hold time after $\overline{CAS}$ low	20		20		25		ns	
$t_{WCS}$	Write setup time before $\overline{CAS}$ low	(Note 23)	0	0		0		ns	
$t_{WCH}$	Write hold time after $\overline{CAS}$ low	15		15		20		ns	
$t_{WP}$	Write pulse width	15		15		20		ns	
$t_{DS}$	Data setup time	0		0		0		ns	
$t_{DH}$	Data hold time after $\overline{CAS}$ low	15		15		20		ns	

**M5M41000BP, J, L, VP, RV-7, -8, -10****FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Limits						Unit	
		M5M41000B-7		M5M41000B-8		M5M41000B-10			
		Min	Max	Min	Max	Min	Max		
t <sub>RWC</sub>	Read-Write cycle time (Note 21)	165		185		220		ns	
t <sub>RMWC</sub>	Read-Modify-Write cycle time (Note 22)	165		185		220		ns	
t <sub>RAS</sub>	RAS low pulse width	95	10000	105	10000	130	10000	ns	
t <sub>CAS</sub>	CAS low pulse width	45	10000	45	10000	55	10000	ns	
t <sub>CSH</sub>	CAS hold time after RAS low	95		105		130		ns	
t <sub>RSH</sub>	RAS hold time after CAS low	45		45		55		ns	
t <sub>RCS</sub>	Read setup time before CAS low	0		0		0		ns	
t <sub>CWD</sub>	Delay time, CAS low to write low (Note 23)	20		20		25		ns	
t <sub>RWD</sub>	Delay time, RAS low to write low (Note 23)	70		80		100		ns	
t <sub>CWL</sub>	CAS hold time after write low	20		20		25		ns	
t <sub>RWL</sub>	RAS hold time after write low	20		20		25		ns	
t <sub>WP</sub>	Write pulse width	15		15		20		ns	
t <sub>DOS</sub>	Data setup time	0		0		0		ns	
t <sub>DH</sub>	Data hold time after write low	15		15		20		ns	
t <sub>AWD</sub>	Delay time, address to write low (Note 23)	35		40		50		ns	


Note 21: t<sub>RWC</sub> is specified as t<sub>RWC(min)</sub> = t<sub>RCD(max)</sub> + t<sub>CWD(min)</sub> + t<sub>RWL(min)</sub> + t<sub>RP(min)</sub> + 3t<sub>T</sub>.22: t<sub>RMWC</sub> is specified as t<sub>RMWC(min)</sub> = t<sub>RCAC(max)</sub> + t<sub>RWL(min)</sub> + t<sub>RP(min)</sub> + 3t<sub>T</sub>.23: t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> do not define the limits of operation, but are included as electrical characteristics only.When t<sub>WCS</sub> ≥ t<sub>WCS(min)</sub>, an early-write cycle is performed, and the data output keeps the high-impedance state. When t<sub>RWD</sub> ≥ t<sub>RWD(min)</sub>, t<sub>CWD</sub> ≥ t<sub>CWD(min)</sub> and t<sub>AWD</sub> ≥ t<sub>AWD(min)</sub>, a read-write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above condition is satisfied, the condition of Q (at access time and until CAS goes back to V<sub>IH</sub>) is indeterminate.**Fast Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycles)**

Symbol	Parameter	Limits						Unit	
		M5M41000B-7		M5M41000B-8		M5M41000B-10			
		Min	Max	Min	Max	Min	Max		
t <sub>PC</sub>	Fast Page mode cycle time	45		50		60		ns	
t <sub>RWPC</sub>	Fast Page mode R/W, R/M/W cycle time	70		75		90		ns	
t <sub>RAS</sub>	RAS low pulse width for read, write cycle	115	100000	130	100000	160	100000	ns	
t <sub>CAS</sub>	CAS low pulse width for read cycle	20	10000	20	10000	25	10000	ns	
t <sub>CP</sub>	CAS high pulse width (Note 24)	10	25	10	25	10	25	ns	
t <sub>RSH</sub>	RAS hold time after CAS low	20		20		25		ns	

Note 24: t<sub>CP(max)</sub> is specified as a reference point only. If t<sub>CP(max)</sub> ≤ t<sub>CP</sub>, access time is assumed by t<sub>CAC</sub>.**CAS before RAS Refresh Cycle (Note 25)**


Symbol	Parameter	Limits						Unit	
		M5M41000B-7		M5M41000B-8		M5M41000B-10			
		Min	Max	Min	Max	Min	Max		
t <sub>CSR</sub>	CAS setup time for CAS before RAS refresh	10		10		10		ns	
t <sub>CHR</sub>	CAS hold time for CAS before RAS refresh	15		15		20		ns	
t <sub>RPC</sub>	Precharge to CAS active time	0		0		0		ns	


Note 25: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.


**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Timing Diagrams (Note 26)****Read Cycle**


Note 26      Indicates the don't care input.  
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$  or  $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$

Indicates the invalid output.


**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Write Cycle (Early write)**

**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT) DYNAMIC RAM****Write Cycle (Delayed Write)**


**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Read-Write, Read-Modify-Write Cycle**

**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****RAS-only Refresh Cycle (Note 27)**


Note 27:  $\overline{W}, \overline{D}$  = don't care,  $A_9$  may be  $V_{IH}$  or  $V_{IL}$


**CAS before RAS Refresh Cycle (Note 28)**


Note 28:  $\overline{W}, \overline{D}$  = don't care

**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Hidden Refresh Cycle (Read) (Note 29)**

Note 29: Early write, delayed write, read-write or read-modify-write cycle is applicable instead of read cycle.  
Timing requirements and output state are the same as that of each cycle shown before.

**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Fast-Page-Mode Read Cycle**

**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Fast-Page-Mode Early Write Cycle**

**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Fast-Page-Mode Delayed Write Cycle**

**FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Fast-Page-Mode Read-Write, Read-Modify-Write Cycle**