MOS INTEGRATED CIRCUIT μ PD70108

V20[™] 16-/8-BIT MICROPROCESSOR

The μ PD70108 (V20) is a CMOS 16-/8-bit microprocessor. It has a 16-bit architecture and is equipped with a 8-bit data bus. The μ PD70108 has a powerful instruction set which includes bit processing and packed BCD operation and high speed multiplication/division instructions, etc. and contains an 8080 emulation function. Further, the μ PD70108 contains a standby function which can greatly lower its power consumption. The μ PD70108 is software compatible with the 16-bit microprocessor μ PD70116 (V30TM).

Its functions are described in details in the manual indicated below. Please read this manual before starting design.

- V20, V30 User's Manual Hardware: IEM-871
- 16-bit V Series User's Manual Instruction: IEU-804

FEATURES

NEC

- Memory addressing space: 1 M bytes
- Minimum instruction execution time:
 - : 400 ns (5 MHz, 5 V; 70108-5)
 - 250 ns (8 MHz, 5 V; 70108-8)
 - 200 ns (10 MHz, 5 V; 70108-10)
- High-speed multiplication/division instruction:
 - : 3.8 to 11.4 μs (5 MHz, 5 V; 70108-5)
 - 2.4 to 7.1 μs (8 MHz, 5 V; 70108-8)
 - 1.9 to 5.7 μs (10 MHz, 5 V; 70108-10)
- High-speed block transfer instruction:
 - : 625 K words/second (5 MHz, 5 V; 70108-5)
 - 1 M words/second (8 MHz, 5 V; 70108-8)
 - 1.25 M words/second (10 MHz, 5 V; 70108-10)
- Following microprocessors are offered as a dedicated clock pulse generator/driver.
 - μPD71084 : for μPD70108-5 and -8
 - μPD71011 : for μPD70108-5 and -8
 - μPD71011-10 : for μPD70108-10

The information in this document is subject to change without notice.

Document No. IC-1827B (O.D. No. IC-6659D) Date Published June 1994 P Printed in Japan

The mark \star shows revised points.

ы 🖬 6427525 ОО63365 108 🔳



★ ORDERING INFORMATION

Part Number	Package	Max. operation freq.(MHz)
μPD70108C-5	40-pin plastic DIP (600 mil)	5
μPD70108C-8	40-pin plastic DIP (600 mil)	8
μPD70108C-10	40-pin plastic DIP (600 mil)	10
μPD70108GC-5-3B6	52-pin plastic QFP (🗇 14 mm)	5
μPD70108GC-8-3B6	52-pin plastic QFP (🗆 14 mm)	8
μPD70108GC-10-3B6	52-pin plastic QFP (🗆 14 mm)	10
μPD70108L-5	44-pin plastic QFJ (🗆 650 mil)	5
μPD70108L-8	44-pin plastic QFJ (🗆 650 mil)	8
μPD70108L-10	44-pin plastic QFJ (🗆 650 mil)	10

QUALITY GRADE

Standard

2

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

- 3

PIN CONFIGURATION (Top View)





NC: No Connection

IC : Internally Connected (Connect to GND.)

6427525 0063368 917 |

µPD70108 BLOCK DIAGRAM



CONTENTS

1.	PIN F	UNCTIONS	. 8
2.	REGI	STER CONFIGURATION	14
	2.1	PFP (Prefetch Pointer)	14
	2.2	Q0 to Q3 (Prefetch Queue)	14
	2.3	DP (Data Pointer)	14
	2.4	TEMP (Temporary Communication Register)	14
	2.5	Segment Register (PS, SS, DS0, DS1)	15
	2.6	ADM (Address Modifier)	
	2.7	General Registers (AW, BW, CW, DW)	15
	2.8	Pointer (SP, BP) and Index Register (IX, IY)	16
	2.9	TA/TB (Temporary Register/Shifter A/B)	16
	2.10	TC (Temporary Register C)	16
	2.11	ALU (Arithmetic & Logic Unit)	16
	2.12	PSW (Program Status Word)	16
	2.13	LC (Loop Counter)	17
	2.14	PC (Program Counter)	17
	2.15	EAG (Effective Address Generator)	17
	2.16	Instruction Decoder	18
	2.17	Microaddress Register	18
	2.18	Microinstruction ROM	
	2.19	Microinstruction Sequence Circuit	18
3.	HIGH	SPEED EXECUTION OF INSTRUCTIONS	19
	3.1	Dual Data Bus Method	19
	3.2	Effective Address Generator	20
	3.3	16-/32-Bit Temporary Register/Shifter (TA, TB)	20
	3.4	Loop Counter (LC)	20
	3.5	PC and PFP	20
4.	DESC	RIPTION OF CHARACTERISTIC INSTRUCTIONS	21
	4.1	Variable Length Bit Field Operation Instructions	21
	4.2	Packed BCD Operation Instructions	23
	4.3	Stack Operation Instructions	24
	4.4	Array Index Check Instructions	30
	4.5	Mode Operation Instructions	
	4.6	Floating-Point Operation Coprocessor Instruction	33
5.	INTE	RUPT OPERATIONS	34
6.	STAN		37
7.	I/O A	DDRESS RESERVE	37

6

🔲 6427525 0063370 575 📟

NEC

· 7

8.	INSTRUCTION SET	38
9.	ELECTRICAL SPECIFICATIONS	66
10.		78
11.	RECOMMENDED SOLDERING CONDITIONS	81

🖿 6427525 006337l 40l 🔳

1. PIN FUNCTIONS

There are some pins which work for either a small system or a large system, and others for both small and large systems.

(1) A15 to A8 (Address Bus) ... small/large

These pins output the middle 8 bits of the 20-bit address information. They are 3-state outputs and become high-impedance during hold-acknowledge.

(2) AD7 to AD0 (Address/Data Bus) ... small/large

These are buses for both address and data. They output the lower 8 bits of 20-bit address information and input/output data using the time-division method.

The 16-bit data input/output is divided into two times. The 1st byte is lower and the 2nd byte is higher.

These pins are 3-state inputs/outputs and they become high-impedance during hold-acknowledge and interruption.

(3) NMI (Non-Maskable interrupt) ... small/iarge

This is an interrupt request input which is non-maskable by software.

This input is active at the rising edge, and it can be detected at any clock cycle. The actual interrupt servicing begins after the completion of executing instruction.

Interrupt start address for the above interrupt is decided by the interrupt vector 2.

After the rising edge, NMI signal must be kept at the high level of the minimum 5 clock cycles. Its priority is shown below. Hold request can be accepted during the NMI acknowledge.

 $INT < NMI < HLDRQ (small) or \overline{RQ} (large)$

This interrupt can be used for the release of a standby mode.

(4) INT (Maskable Interrupt) ... small/large

This is an interrupt request input which is maskable by software.

This input is active at the high level and can be detected at the last clock cycle of an instruction, then accepted if this input is interrupt enable status (if interrupt enable flag IE is set). The external device checks if the INT interrupt request has been accepted or not by INTAK signal output from the CPU.

INT signal must be kept at a high level until the first INTAK signal is output.

The priority is shown below. If a NMI arises simultaneously, the NMI takes priority over the INT. Hold request can be accepted during the INT acknowledge.

INT < NMI < HLDRQ (small) or RQ (large)

This interrupt can be used for the release of a standby mode.

(5) CLK (Clock) ... small/large

8

This is an external clock input.

🖿 6427525 OO63372 348 📟

(6) RESET (Reset) ... small/large

This is a CPU reset input which is active at the high level. It takes priority over all operations. After RESET is released, the CPU starts a program from FFFF0H.

RESET input is used not only for usual CPU start, but also for the release of a standby mode.

(7) READY (Ready) ... small/large

When memory or I/O cannot end the read/write operation within the basic access time of the CPU, this signal is requested to be inactivated (at the low level) to generate wait state (TW) in the CPU, and to extend the read/write cycle.

If the READY signal is active (at the high level) at T3 or TW state, the CPU won't generate any wait state.

Since this signal cannot guarantee correct operation unless it satisfies setup/hold time, it should be synchronized with an external device.

(8) POLL (Poll) ... small/large

POLL input is checked by a POLL instruction. If the signal is at the low level, the next instruction is executed. If it is at the high level, POLL input is checked every 5-clock cycle which continues until the signal is at the low level.

These functions are utilized to synchronize the CPU's program with external device operations.

(9) INTAK (Interrupt Acknowledge) ... small

This pin outputs when it receives INT signal. An external device inputs the interrupt vector in synchronization with this signal to the CPU through data buses (AD7 to AD0). This output is fixed at the high level in a standby mode.

(10) ASTB (Address Strobe) ... small

This is a strobe signal which is output to latch address information into an external latch. Once this output gets at the high level (for about 1/2 clock) in a standby mode, then it is fixed at the low level.

(11) BUFEN (Buffer Enable) ... small

This is a signal used as an output enable signal of external bi-directional buffers. It is output when data is exchanged with memory or I/O, or an interrupt vector is input. This output is fixed at the high level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

(12) BUF R/W (Buffer Read/Write) ... small

This signal is output to decide the data transfer direction of external bi-directional buffers. It shows the sending direction from the CPU to an external device at a high level, and the receiving direction from an external device to the CPU at the low level.

This output is fixed at the high or low level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

(13) IO/M (IO/Memory) ... small

The signal is output to differentiate I/O access from memory access. It shows the I/O at the high level, and memory at the low level.

This output is fixed at the high or low level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

🖿 6427525 0063373 284 📰

NEC

(14) WR (Write Strobe) ... small

The signal is output when data is written to I/O or memory, the distinction between I/O and memory is executed by the IO/\overline{M} signal.

This output is fixed at the high level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

(15) HLDAK (Hold Acknowiedge) ... small

An acknowledge signal is output, which shows that the CPU received a hold request signal (HLDRQ).

While this signal is active (at the high level), address bus, address/data bus, and control bus of 3state output is high-impedance.

(16) HLDRQ (Hold Request) ... small

A signal is input, which allows an external device to request the CPU to release address bus, address/data bus, and control bus.

Since this signal cannot guarantee correct operation unless it satisfies setup time, it should be synchronized with external device.

★ (17) RD (Read Strobe) ... small/large

This signal is output when reading data from I/O or memory. The distinction between the I/O and the memory is executed by the IO/\overline{M} .

This signal exists originally for a small mode, but it may be output at the same timing in a large mode.

This output is fixed at the high level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

★ (18) S/LG (Small/Large) ... small/large

This is a pin to decide the CPU operation mode. This pin is used fixed at the high or low level. This pin operates at the high level in a small mode, and at the low level in a large mode.

The pin numbers indicated differentiate their functions depending on the mode to be operated, then each pin has its own name.

Pir	Number	.Nate	Function				
DIP	DIP QFP QFJ		S/LG = High	S/LG = Low			
24	38	27	INTAK	QS1			
25	39	28	ASTB	Q\$0			
26	41	29	BUFEN	BS0			
27	42	30	BUF R/W	BS1			
28	43	31	10/ M	BS2			
29	44	32	WR	BUSLOCK			
30	45	33	HLDAK	RQ/AK1			
31	47	34	HLDRQ	RQ/AK0			
34	50	37	LBS0 Always hig				

Note Pin number is different from package.

10

🔲 6427525 0063374 llo 🔜

(19) LBS0 (Latched Bus Status 0) ... small

This signal is used with the IO/ \overline{M} signal and BUFR/W signal and informs external what the current bus cycle is.

10/ M	BUFR/W	LBSO	Bus cycle
	0	0	Program fetch
o	0	1	Memory read
	1	. 0	Memory write
	· ·	1	Receiving state
	0	0	Interruption acknowledge
		1	I/O read
	1	0	I/O write
		1	Hold

(20) A19/PS3 to A16/PS0 (Address Bus/Processor Status) ... small/large

This is a dual-function output pin for address bus and processor status signal, the contents of each pin are output by time multiplexing.

- As an address bus, the upper 4 bits are output out of the 20-bit memory address. 0 is output to all bits during the I/O access.
- Processor status signal is output to both memory and I/O accesses. PS3 is always 0 in native mode, and always 1 in an emulation mode. The contents of interrupt enable flag (IE) is output to PS2. PS1 or PS0 shows which segment is currently used.

A17/PS1	A16/PS0	Segment
0	0	Data segment 1
0	1	Stack segment
1	0	Program segment
1	1	Data segment 0

These outputs are fixed at the high or low level in a standby mode.

The A19/PS3 to A16/PS0 pins are 3-state outputs and impedance is high during the hold acknowledge.

(21) QS1, QS0 (Queue Status) ... large

This signal notifies an external device (floating-point operation coprocessor) of the instruction queue status in the CPU.

QS1	QSO	Status of Instruction Queue
0	0	No operation (no change in the queue)
0	1	First byte of instructions
1	0	Empty
1	1	After 2nd byte of instructions

🖬 6427525 OO63375 O57 📰

This status of instruction queue represents the status when EXU accesses an instruction queue. The contents which are output to the QS1 and QS0 pins are effective only in the 1 clock cycle immediately after this queue access.

This status signal is offered so that the coprocessor for floating-point operation can monitor the CPU program execution state and process when the control is shifted to the coprocessor itself (by FPO: Floating-Point Operation instruction).

These outputs are fixed at the low level in standby mode.

(22) BS2 to BS0 (Bus Status) ... large

This is a status signal to inform an external bus controller what the current bus cycle is. The external bus controller decodes these signals, and generates control signals to access memory or I/O.

BS2	BS1	BS0	Bus Cycles
	0	0	Interrupt acknowledge
0	U	1	I/O read
U	1	0	1/O write
		1	Hait
	0	0	Program fetch
		U	1
1	•	0	Memory write
		1	Passive status

These outputs are fixed at the high level in a standby mode.

These pins are 3-state outputs, and impedance is high during the hold acknowledge. These signals become high when the clock rises immediately after RESET is activated and remain high until the next rise of the clock. After this 1 clock cycle, the signals become high-impedance.

(23) BUSLOCK (Bus Lock) ... large

This is the signal to request the other master CPUs in a multiprocessor system not to use system bus, when 1 instruction following the BUSLOCK front end instruction is being executed. This output is fixed at the high level in a standby mode (however, it is fixed at the low level if BUSLOCK instruction exists before HALT instruction).

This pin is a 3-state output and impedance is high during the hold acknowledge.

(24) RQ/AK1, RQ/AK0 (Hold Request/Acknowledge) ... large

RQ/AK1 and RQ/AK0 are common pins for both bus hold request input (RQ) and bus hold acknowledge signal output (AK). Their priority is as follows:

RQ/AK1 < RQ/AK0

These pins are 3-state inputs/outputs. They incorporate a pull-up resistor and are set inactive (at the high level) in the open (float) status.

When this signal is used as a bus hold request input (\overline{RQ}) , it cannot guarantee correct operation unless it satisfies setup/hold time. Therefore, it should be synchronized with an external device.

12

🖿 6427525 0063376 T93 🎟

- (25) Vod (Power Supply) ... small/large This is a positive power supply pin.
- (26) GND (Ground) ... small/large This is a GND potential.
- (27) IC (Internally Connected) Set this to a GND potential.

📕 6427525 0063377 92T 📕

2. REGISTER CONFIGURATION

2.1 PFP (Prefetch Pointer)

Prefetch pointer is a 16-bit binary counter holding offset information of the program memory address which BCU is to prefetch to an instruction queue.

The PFP is incremented every time BCU prefetches instruction bytes from a program memory. Also, a new location is loaded when branch, call, return, or break instruction is executed. The contents of PFP at this point are same as that of the PC (Program Counter).

PFP is always used together with PS (Program Segment) register.

2.2 Q0 to Q3 (Prefetch Queue)

The μ PD70108 has a 4-byte instruction queue (FIFO). It can store the maximum instruction code of 4 bytes which BCU prefetches.

The instruction codes stored in the queue are fetched and executed by EXU.

When branch, call, return, or break instruction is executed, or external interrupt is processed, the queue contents are cleared, and an instruction of a new location is prefetched.

Usually, the μ PD70108 executes prefetch if the queue has blank of 1 byte or more.

If the average execution time of several sequential instructions exceeds the number of clocks, to some extent, which is necessary for prefetching the instruction codes of each instruction, and when EXU ends the execution of one instruction, then the instruction codes which EXU can execute consecutively will be ready in a queue, and the fetch time from external memory may be deducted from the instruction execution time. Therefore, it is possible to increase the processing speed compared with the CPU which fetches and executes in each instruction.

The effect of queue will be reduced, in inverse proportion to the number of instructions whose queue is cleared like the above-mentioned execution of branch instruction, or if the instructions with short execution time continue.

2.3 DP (Data Pointer)

Data pointer is a 16-bit register which specifies the address for reading/writing variables.

The contents of register including the offset of the effective and memory addresses which are created in EA generator are transferred to this data pointer.

2.4 TEMP (Temporary Communication Register)

This is a 16-bit temporary communication register between an external data bus and EXU. For the purpose of byte access, TEMP can read/write upper and lower bytes independently.

Basically, EXU terminates write operations by transferring data to TEMP, then confirms the data transfers

from an external bus to TEMP and terminates read operations.

-14

6427525 0063378 866 💻

2.5 Segment Register (PS, SS, DS0, DS1)

In the μ PD70108, memory address is divided into logical segments by the 64K bytes, the start address of each segment is specified by a segment register, the offset after the start address is specified either by another register or an effective address.

There are four types of segment registers:

Segment Register	Default Offset
PS (Program Segment)	PFP
SS (Stack Segment)	SP, effective address
DS0 (Data Segment 0)	IX, effective address
DS1 (Data Segment 1)	IY

A pair of PS and PFP (Prefetch Pointer) and that of DS1 and IY are fixed.

SS is paired with SP in normal stack operation, but it offsets effective address when BP register is selected as a base register.

DS0 is used together with IX in a block transfer processing, but it offsets effective address in the other processing.

In the addressing which defines SS as a segment register when using BP register as a base register, it is possible to use the other 3 types of segment registers for a segment selection by using segment overlaid prefix instruction (PS:, DS0:, DS1:).

2.6 ADM (Address Modifier)

ADM (Address Modifier) performs the generation of physical address (addition of segment register to PFP or DP) and the increments of PFP (Prefetch Pointer).

2.7 General Registers (AW, BW, CW, DW)

There are four different types of 16-bit general registers. It is possible to access as an 8-bit register (AH, AL, BH, BL, CH, CL, DH, and DL) by dividing each register into the upper and lower 8 bits.

Therefore, these registers can be used as an 8-bit or 16-bit register for a variety of instructions, such as transfer instructions, arithmetic operation instructions, and logical operation instructions.

Also, the following list shows that the each register can be used as a default register for a specific instruction processing.

- AW : Word multiplication/division, word I/O, data conversion
- AL : Byte multiplication/division, byte I/O, BCD rotate, data conversion, translation
- AH : Byte multiplication/division
- BW : Translation
- CW : Loop control branch, repeat prefix
- CL : Shift instruction, rotate instruction, BCD operation
- DW : Word multiplication/division, indirect addressing I/O

🔳 6427525 0063379 7T2 🔳

2.8 Pointer (SP, BP) and Index Register (IX, IY)

These are used as a base pointer or an index register during the memory access executed by based addressing, indexed addressing, and based/indexed addressing.

Like a general register, they can be used for instructions, such as transfers, arithmetic operations, and logical operations, but they cannot be used as an 8-bit register for the same instructions.

The following list shows that each register can be used as a default register for the purpose of a specific processing.

SP : Stack manipulation

IX : Block transfer (on the source side), BCD string operation

IY : Block transfer (on the destination side), BCD string operation

2.9 TA/TB (Temporary Register/Shifter A/B)

TA/TB are 16-bit temporary registers/shifters which are used for multiplication/division and shift/rotate (including BCD rotate) instructions.

TA and TB work as a 32-bit temporary register/shifter when executing the multiplication/division instructions, while only TB works as a 16-bit temporary register/shifter when executing the shift/rotate instructions.

Both TA and TB can read/write the upper and lower byte independently between the internal buses. TA/TB are inputs of ALU.

2.10 TC (Temporary Register C)

TC is a 16-bit temporary register which is used for the internal processing, such as multiplication/ division, etc.

TC is an input of ALU.

2.11 ALU (Arithmetic & Logic Unit)

ALU (Arithmetic & Logic Unit) consists of a full adder and a logic unit, and it performs the arithmetic operations (addition/subtraction/multiplication/division, increment, decrement, and complement operations) and the logical operations (test, AND, OR, and XOR, and the bit-wise test, set, clear, and inversion).

2.12 PSW (Program Status Word)

Program status word consists of the 6 types of status flags and the 4 types of control flags.

Status flags

- V (Overflow)
- S (Sign)
- Z (Zero)
- AC (Auxiliary Carry)
- P (Parity)
- CY (Carry)

Control flags

- MD (Mode)
- DIR (Direction)
- IE (interrupt Enable)
- BRK (Break)

16

6427525 0063380 414 📟

These flags are stack processed by manipulating the following word images.

									6							
MD	1	1	1	v	D I R	i E	B R K	s	z	0	A C	o	Р	1	C Y	PSW

Status flags are automatically set and reset according to the execution result (data value) of each instruction.

CY flag can be set, reset, or inverted directly by instructions.

Control flags are set or reset by instructions, then control the CPU operations.

MD flag is reloadable only between the execution of BRKEM instruction and that of RETEM instruction, it may not be restored in other places even if RETI, or POP PSW instruction is executed.

2.13 LC (Loop Counter)

LC (Loop Counter) is a 16-bit register which counts the number of loops of the primitive block transfer/ I/O instructions (MOVBK, OUTM, etc.) controlled by repeat prefix instructions (REP, REPC, etc.), and the number of shifts of multi-bit shift/rotate instructions.

2.14 PC (Program Counter)

The program counter is a 16-bit binary counter which holds the offset information of the program memory address which the EXU is currently to execute.

The PC is incremented each time a microprogram fetches an instruction byte out of an instruction queue. Also, a new location is loaded when branch, call, return, or break instruction is executed. The contents of the PC at this point are same as the PFP (Prefetch Pointer).

2.15 EAG (Effective Address Generator)

EAG (Effective Address Generator) is a circuit which performs high-speed effective address calculations needed during the memory access. It terminates the calculation by two clocks in all addressing modes.



If it reads the byte (the 2nd or 3rd byte) specified by the instruction's operand and requires memory access, it will generate a control signal related to the ALU and the associated register operation, and will calculate an effective address to transfer the signal to the DP (Data Pointer).

If necessary, it requests the BCU to activate a bus cycle (memory read).



2.16 Instruction Decoder

Instruction decoder classifies the 1st byte of an instruction code into the groups with a specific function, and holds it during the execution of microinstruction.

2.17 Microaddress Register

Microaddress register specifies the address of microinstruction ROM which should be executed consecutively.

When starting the execution of microinstructions, the 1st byte of instructions stored in a queue as a start address is read into this register, and the register specifies the start address of the specific microinstruction sequence.

2.18 Microinstruction ROM

Microinstruction ROM holds 29-bit width of microinstructions for 1024 words.

2.19 Microinstruction Sequence Circuit

This circuit manages the control of a microaddress register, the output control of a microinstruction ROM, and synchronization of the EXU and BCU.

18

🔳 6427525 0063382 297 🔳

3. HIGH SPEED EXECUTION OF INSTRUCTIONS

In order to reduce the instruction execution time, the μ PD70108 is equipped with the following hardware features.

- EXU internal dual data bus
- Effective address generator
- 16-/32-bit temporary register/shifter (TA, TB)
- 16-bit loop counter (LC)
- PC (Program Counter) and PFP (Prefetch Pointer)

3.1 Dual Data Bus Method

In order to reduce the number of processing steps required for executing instructions, the dual data bus method of main data bus (16-bit) and sub data bus (16-bit) is adopted. This method realizes roughly 30% reduction of processing time (compared with a single bus method) in addition/subtraction, logical operations, and compare instructions.



Example ADD AW, BW; AW \leftarrow AW + BW

Single busDual busStep 1ALU ← AWALU ← AW, BW2ALU ← BWAW ← ALU3AW ← ALU

6427525 0063383 123 🎟

3.2 Effective Address Generator

This is a circuit which may perform high-speed processing of effective address calculation required during the memory access.

This dedicated hardware has realized the high-speed processing which is several times faster than the microprogram method. It requires just 2 clocks for effective address calculations in all addressing modes, while the microprogram method requires 5 to 12 clocks for the calculation.



3.3 16-/32-Bit Temporary Register/Shifter (TA, TB)

Temporary register/shifter (TA, TB) is offered for multiplication/division and shift/rotate instructions. The adoption of this circuit has increased the speed of multiplication/division instructions particularly. This speed is 4 times as fast as that of the microprogram method.

TA + TB : 32-bit temporary register/shifter for multiplication/division instructions

TB: 16-bit temporary register/shifter for shift/rotate instructions

3.4 Loop Counter (LC)

This counts the number of loops of primitive block transfer/I/O instruction which is controlled by repeat prefix instruction, and the number of shifts of multi-bit shift/rotate instruction.

For example, the multi-bit rotate of register is executed as follows. It has increased the speed up to two times that of microprogram method.

RORC AW, CL; CL = 5

Microprogram method LC method $8 + 4 \times 5 = 28$ clocks 7 + 5 = 12 clocks

3.5 PC and PFP

20

The hardware contains both a prefetch pointer (PFP) which addresses program memory prefetching, and a program counter (PC) which addresses program memory which is going to be executed. Because of this, the instruction execution time for branch, call return, and break instructions has been reduced for another few clocks, compared with a microprocessor with one PFP.



4. DESCRIPTION OF CHARACTERISTIC INSTRUCTIONS

4.1 Variable Length Bit Field Operation Instructions

There are two types of instructions, INS (Insert Bit Field) and EXT (Extract Bit Field). These instructions are very effective for a computer plotting and a high-level language. For example, they may be applied to a packed array of Pascal and a record-type data structure.

(1) INS reg8, reg8'/INS reg8, imm4

This instruction transfers the lower bit data (out of the 16-bit data of AW register) which has a length specified by the 2nd operand, to memory area which is decided by a byte offset which is addressed by a segment register DS1 and a indexed register IY, and a bit offset which is specified by the values (0 to 15) of the 1st operand.

After the completion of transfer, the register which is specified by both IY register and the 1st operand is automatically updated to show the next bit field.

The effective values of the 2nd operand are 0 to 15 (1-bit length at 0, 16-bit length at 15) only.



Bit field data can extend over the byte boundaries of memory.

🔳 6427525 0063385 TT6 페

<u>NEC</u>

(2) EXT reg8, reg8'/EXT reg8, imm4

This loads a bit field data with a bit length defined by the 2nd operand, from the memory area decided by the bit offset specified by a byte offset which is addressed by a segment register DS0 and an index register IX and a bit offset which is specified by the values (0 to 15) of the 1st operand, to the AW register.

After the completion of transfer, the register which is specified by both IX register and the 1st operand is automatically updated to show the next bit field.

The effective values of the 2nd operand are 0 to 15 (1-bit length at 0, 16-bit length at 15) only.



Bit field data can extend over the byte boundaries of memory.

64275250063386932 🎟

22

4.2 Packed BCD Operation Instructions

The instructions consist of ADD4S, SUB4S, and CMP4S which may process packed BCD in a string form, and ROR4 and ROL4 which process it as a byte/word operand.

(1) ADD4S

This instruction sums a packed BCD string addressed by an index register IX and that by a index register IY, and stores the result to a string which is addressed by IY. The string length (number of BCD digits) is decided by a CL register. The operation result affects both a zero flag (Z) and a carry flag (CY).

BCD string (IY, CL) \leftarrow BCD string (IY, CL) + BCD string (IX, CL)

(2) SUB4S

This instruction subtracts a packed BCD string addressed by an index register IX from that by an index register IY, and stores the result to a string addressed by IY. The string length (number of BCD digits) is decided by a CL register. The operation result affects both a zero flag (Z) and a carry flag (CY).

BCD string (IY, CL) \leftarrow BCD string (IY, CL) – BCD string (IX, CL)

(3) CMP4S

This instruction performs the same subtraction as SUB4S does, but it does not store the result, and only affects a zero flag (Z) and a carry flag (CY).

BCD string (IY, CL) - BCD string (IX, CL)

(4) ROL4

This instruction handles either a register which is directly addressed by an instruction byte or byte data of memory as BCD data, then rotates its one digit to the left through the lower 4 bits (ALL) of an AL register.



(5) ROR4

This instruction handles either a register which is directly addressed by an instruction byte or byte data of memory as BCD data, then rotates its one digit to the right through the lower 4 bits (ALL) of an AL register.



🖬 6427525 OO63387 879 📟

4.3 Stack Operation Instructions

(1) PREPARE imm16, imm8

This instruction is used to create a "Stack Frame" which is necessary for a block-structured highlevel language (e.g. Pascal, Ada, etc.). A stack frame contains both a pointer group pointing a frame of variables which may be referred from the procedures and the area of local variables. Description is continued below using an example program made by a Pascal type language.

```
program EXAMPLE;
  procedure P;
     var a, b, c,;
     procedure Q;
       var d,e;
       procedure R;
          var f,g;
         begin
            d:=a+f+g;
         end:
       begin
         R;
         b:=d+e;
       end;
    begin
       a:=b+c;
       0:
    end:
(*main program*)
  begin
       P:
  end.
```

Remark A word is used for all variables.

This is a program example in which 3-layered procedure blocks are nesting. Procedure P defines variables a, b, and c, procedure Q defines d and e, and procedure R defines f and g. Therefore, global variables a, b, and c, are referred from procedure Q, and variables a, b, c, d, and e from procedure R.

The PREPARE instruction copies a frame pointer to reserve the area of local variables and to enable the reference to global variables. The 1st operand specifies an area size (byte unit) to be reserved for local variables, and the 2nd operand shows the depth of the procedure block (the depth is called "lexical level").

The frame's base address which is created by the PREPARE instruction is set to a base pointer BP. After having compiled the EXAMPLE program, this program converts itself to a program listed in the next page (The DISPOSE instruction which is used in an assembler program returns the state of both a stack pointer SP and a base pointer BP to the state immediately before the PREPARE instruction is executed. Please refer to (2)).

-24

🖬 6427525 OO63388 7O5 🎟

```
; ASSEMBLER PROGRAM
START:
         MOV
                     SP,
                         SPTOP
         MOV
                     BP,
                         SP
                                      1
                                   ;
         CALL
                                      \odot
                     Ρ
                                   ;
         BR
                     SYSTEM
P:
         PREPARE
                     6, 1
                                      3
                                   ;
         MOV
                          [BP] [B+BLEVEL*2]
                     AW,
         ADD
                     AW,
                          [BP][C+CLEVEL*2]
         MOV
                     [BP] [A+ALEVEL*2], AW
         CALL
                     Q
         DISPOSE
         RET
Q:
         PREPARE
                                      4
                     4, 2
                                   ;
         CALL
                     R
         MOV
                     AW,
                          [BP] [D+DLEVEL*2]
         ADD
                     AW,
                          [BP][E+ELEVEL*2]
         MOV
                     IY,
                          [BP][BLEVEL*2]
         MOV
                     SS: [IY] [B+BLEVEL*2], AW
         DISPOSE
         RET
R:
         PREPARE
                                      6
                     4. 3
                                   ;
         MOV
                     AW.
                          [BP] [F+FLEVEL*2]
         ADD
                     AW,
                          [BP][G+GLEVEL*2]
         MOV
                     IY,
                          [BP][ALEVEL*2]
         ADD
                         SS:[IY][A+ALEVEL*2]
                     AW,
         MOV
                     IY,
                          [BP][DLEVEL*2]
         MOV
                     SS:[IY][D+DLEVEL*2], AW
         DISPOSE
         RET
         -2
                     ALEVEL =
   ;
     Α
       =
                               -1
         -4
                     BLEVEL = -1
   ;
     в
       =
     С
       =
          --6
                     CLEVEL =
   ;
                               ^{-1}
     D
       æ
          -2
                     DLEVEL =
                               -2
   :
         -4
                     ELEVEL = -2
   :
     Е
       =
     F
       = -2
                     FLEVEL = -3
   ;
   ; G = -4
                     GLEVEL = -3
```

The process in which a stack frame is created as the program runs is illustrated in the following pages. Numbers correspond to those placed in the program's comment list.

| 6427525 OO6**3389**641 🎟



26 ► ₩ 5427525 0063390 363 ■



642752500633912TT 🖿

The PREPARE instruction saves BP to a stack first in order to restore the BP of a procedure at the called side when the procedure finishes. Then, it pushes a frame pointer (a saved BP) onto the stack within the range accessible from the called procedure. The accessible range equals to the value which is subtracted by one from the lexical level of the procedure.

If the lexical level is one or more, the instruction pushes its own frame point onto the stack. This is done to copy a frame pointer of the called procedure, when the instruction copies a frame pointer in the other procedure which was called from this procedure.

Then, the instruction sets the value of new frame pointer to BP, and reserve the area of the local variables to be used in the procedure, onto the stack. I.e. it subtracts the value worthy of local variables from SP.

```
display = 2nd operand
  dynamics = 1st operand
SP = SP-2;
(SP) = BP;
temp = SP;
if display > 0 then begin
  repeat display - 1 times
    begin
       SP = SP-2;
       BP = BP-2;
       (SP) = (BP);
    end;
  SP = SP-2;
  (SP) = temp;
  end;
BP = temp;
SP = SP-dynamics
```

28

Data access

(a) Access of local variables

Local variables are placed in the frame of the procedure itself. Therefore, the effective address EA.L of a local variable is calculated by the following formula.

EA.L = SS: (BP + offset)

This "offset" is the sum of the offset values which are located from a frame size stacked onto the frame (the base value of an accessible frame) and the base value of local variable area, to that variable.

(b) Access of global variables

Global variables are located in the address added by the offset value which accesses the target base pointer out of the old base pointers loaded onto the stack frame and attempts to access the value.

Therefore, the effective address EA.G of global variables is calculated by the following expression:

EA.G = SS: ((SS: (BP + offset1)) + offset2)

This offset1 is the offset value from the base value (BP value) of the current frame to the address in which the base address of a frame (including the global variable to be referred) is stored. Also, the offset2 is the offset value from the base value of a frame which holds the variable to be referred to that variable.

(2) **DISPOSE**

This instruction releases one of the stack frames which is created by PREPARE instruction. For BP it loads a point value which points the previous frame, while for SP it loads a point value which points the least significant address of a frame.

SP = BP; BP = (SP); SP = SP + 2

6427525 OO63393 O72 **F**

4.4 Array Index Check Instructions

NEC

This is an instruction to check whether the index value to specify if an element exists in the defined area or not, in array-type data structure. If the index value exceeds the area, it activates BRK5.

The defined area value should be set to the 2 words (setting the lower bound value at the 1st word, and the upper bound value at the 2nd word) in the memory, before CHKIND instruction is executed. The index value is for the register (any 16-bit register) which an array manipulation program is using.

```
CHKIND reg 16, mem 32

If (mem 32) > reg16 or (mem 32 + 2) < reg16

TA\leftarrow (015H, 014H)

TC\leftarrow (017H, 016H)

SP\leftarrowSP-2, (SP+1, SP)\leftarrowPSW

E\leftarrow0, BRK\leftarrow0

SP\leftarrowSP-2, (SP+1, SP)\leftarrowPS

PS\leftarrowTC

SP\leftarrowSP-2, (SP+1, SP)\leftarrowPC

PC\leftarrowTA
```



🛚 6427525 0063394 TO9 💻

4.5 Mode Operation Instructions

The operating modes of the μPD70108 consist of native mode (normal operation) and emulation mode (emulation operation of the μPD8080AF instruction set). As a flag to switch these modes, a mode flag (MD) is provided in the bit 15 of PSW. The mode is changed to native mode when MD is 1, and to emulation mode when MD is 0. MD is set/reset directly or indirectly by the mode operation instruction. The instructions to change modes from native to emulation are:

BRKEM (Break for Emulation) RETI (Return from Interrupt)

The instructions to change modes from emulation to native are:

RETEM (Return from Emulation) CALLN (Call Native routine)

Also, either RESET input or external interrupt input (NMI, INT) turns emulation mode back to native mode.



(1) BRKEM imm 8

This is a basic instruction to activate emulation mode. This instruction saves PSW, PS, and PC, resets MD (0), and loads an interrupt vector specified by operand to PS and PC. This instruction neither affects interrupt enable flag (IE) nor breaks flag (BRK).

Fetching the instruction code of interrupt service routine (for emulation) which has jumped, the CPU interprets the code as an instruction of the μ PD8080AF and executes it.

The CPU interprets emulation mode as interrupt servicing.

In emulation mode, the register and flag actions of the μ PD8080AF are alternatively done by the register and flag of the μ PD70108 shown below.

■ 6427525 0063395 945 ■

μPD8080AF	μPD70108
· A	AL
B	СН
C	CL
D	DH
Ε	DL
Ĥ	вн
L	BL
SP	BP
PC	PC

μPD8080AF	μPD70108
С	CY
Z	Z
S	S
Р	P
AC	AC

Regarding stack operations, either SP in native mode or BP in emulation mode works as a stack pointer. Adoption of this independent stack pointer allows both modes to reserve independent stack area, and prevents them from destroying any stack in other mode by erroneous stack operation.

SP, IX, IY, and AH in native mode and the four segment register (PS, SS, DS0, and DS1) are not affected by emulation mode.

In emulation mode, the segment base of instruction is decided by the PS register (automatically decided by interrupt vector), and that of data by the DS0 register (decided by a programmer just before entering emulation mode).

(2) RETEM (without operand)

When RETEM instruction is executed in emulation mode (this instruction is interpreted as an instruction of the μ PD8080AF), the CPU restores PS, PC, and PSW and returns to native mode, as if it returns from interrupt servicing. At this point, the contents (i.e. "1") in native mode which was saved in the stack by BRKEM instruction are restored, which sets the CPU to native mode.

(3) CALLN imm 8

When this instruction is executed in emulation mode (this instruction is interpreted as an instruction of the μ PD8080AF), the CPU save PS, PC, and PSW to the stack (MD = 0 is saved), sets (1) a mode flag (MD), then loads the interrupt vector specified by operand to PS and PC. This instruction neither affects interrupt enable flag (IE) nor break flag (BRK).

Thus, interrupt routine in native mode can be called from emulation mode.

To return from this interrupt routine to emulation mode, RETI instruction should be executed.

(4) RETI (without operand)

This is a general instruction to return from an interrupt routine activated by BRK instruction or an external interrupt in native mode. If this instruction is executed at the end of an interrupt service routine activated by CALLN instruction in emulation mode, PS, PC, and PSW restoration is exactly the same as normal. Because the value (= 0) of mode flag (MD) in emulation mode is restored to MD if PSW is restored, the CPU is set to emulation mode, then further instructions are interpreted as an instruction of the μ PD8080AF and executed. RETI instruction is executed to return from an interrupt routine of native mode which was activated by NMI or INT interrupt request generated in emulation mode in the same way.

32

🛲 6427525 0063396 881 🛲

4.6 Floating-Point Operation Coprocessor Instruction

FPO1 fp-op/FPO1 fp-op, mem FPO2 fp-op/FPO2 fp-op, mem

These are coprocessor's instructions for external floating-point operation. They leave operations to a coprocessor when the CPU fetches these instructions, then they only execute auxiliary processing (calculation of effective address, generation of physical address, and activation of memory read cycle) for a coprocessor if necessary.

When a coprocessor monitors these instructions, it interprets them as an instruction to itself and executes them. At this point, the coprocessor uses only the address information of memory read cycle only activated by the CPU, or both the address and read data, depending on a type of instruction.

FPO1 and FPO2 instructions have the same function, but different type of codes.

Also in the description of an actual assembler language, it is more common to use mnemonic to each instruction in a coprocessor, rather than to use the mnemonic, FPO1 or FPO2.

When the CPU fetches FPO1 or FPO2 and either of them requests memory access, it activates a memory read cycle. However, the data read by this should be used by a floating-point operation coprocessor, so it will never be handled by the CPU.

Also, the CPU activates a memory read cycle even if a floating-point operation coprocessor needs a memory write cycle, the data resulted from this activation is ignored as a dummy data, only memory address information is latched by a floating-point operation coprocessor. Then a floating-point operation coprocessor uses the address information to execute a memory write cycle.

| 6427525 0063397718 📰

5. INTERRUPT OPERATIONS

The μ PD70108 has mainly two types of interrupts; one by an external interrupt request, and the other by software processing.

They are classified further as follows:

(1) External interrupt

- (a) NMI input (non-maskable)
- (b) INT input (maskable)

(2) Software instruction

- (a) Processing results of instruction
 - Divide error by DIV or DIVU instruction
 - Memory boundary over detection by CHKIND instruction
- (b) Conditional break instruction
 - When V = 1 in BRKV instruction
- (c) Unconditional break instruction
 - 1-byte break instruction, BRK 3
 - 2-byte break instruction, BRK imm8
- (d) Flag processing (single step)
 - Sets BRK flag using stack operation
- (e) Emulation-related instruction
 - BRKEM imm8
 - CALLN imm8

Any of the above interrupts should be selected by either automatically or sequentially specifying one point in the interrupt vector table which has been arranged beforehand, then decide interrupt routine start address.

34

🖬 6427525 0063**398 6**54 🎟

Interrupt vector table is shown in the Figure 5-1. This table is assigned to the 1K-byte of the memory 000H to 3FFH, and it may hold 256 vectors (using 4 bytes per vector).



Figure 5-1. Interrupt Vector Table

The vectors 0 to 5 are specified by a use factor, and the vectors 6 to 31 are reserved. They are not available for a general use.

In the vectors 32 to 255, the 2-byte break instruction, BRKEM instruction, INT input, and CALLN instruction (during the emulation) are available for a general use.

One interrupt vector consists of 4 bytes. 2 bytes in the lower address is loaded to PC as an offset, while the other 2 bytes in the upper address is loaded to PS as a base.

6427525 8863399 590 📰

Example Vector 0

000H	001H
002H	003H

PS ← (003H, 002H) PC ← (001H, 000H)

Based on this format, a programmer should initialize the contents of each vector to use at the beginning of a program.

The basic steps to jump in an interrupt service routine are listed as follows:

 $TA \leftarrow vector \ lower \ (offset)$ $TC \leftarrow vector \ upper \ (segment \ base)$ $SP \leftarrow SP - 2, \ (SP + 1, \ SP) \leftarrow PSW$ $IE \leftarrow 0, \ BRK \leftarrow 0, \ MD \leftarrow 0$ $SP \leftarrow SP - 2, \ (SP + 1, \ SP) \leftarrow PS$ $PS \leftarrow TC$ $SP \leftarrow SP - 2, \ (SP + 1, \ SP) \leftarrow PC$ $PC \leftarrow TA$

🖬 6427525 0063400 032 📟

36
6. STANDBY FUNCTIONS

 μ PD70108 incorporates standby mode to decrease the power consumption while it is waiting for program's processing.

Standby mode is set by HALT instruction in native mode or HLT instruction in emulation mode.

In standby mode, internal clock is provided only for the circuit related to the function necessary for releasing the standby mode and the circuit related to bus hold control function, then no internal clock is provided for the other circuits. This may reduce the power consumption to a fraction of that for normal operation (native/emulation mode).

Standby mode is released by either RESET input or external interrupt inputs (NMI, INT).

Bus hold function is effective during the standby mode, however, it returns to standby mode when bus hold request is cleared.

7. I/O ADDRESS RESERVE

The upper 256 bytes (FF00H to FFFFH) of I/O address might be used in the future. Do not use it at this time.

🔳 6427525 0063401 T79 📟

8. INSTRUCTION SET

Identifier	Description
reg	8-/16-bit general register
	(destination-side register in the instruction which uses two 8-/16-bit general registers)
reg'	Source-side register in the instruction which uses two 8-/16-bit general registers
reg8	8-bit general register
	(destination-side register in the instruction which uses two 8-bit general registers)
reg8'	Source-side register in the instruction which uses two 8-bit general registers
reg16	16-bit general register
	(destination-side register in the instruction which uses two 8-bit general registers)
reg16'	Source-side register in the instruction which uses two 16-bit general registers
dmem	8-/16-bit memory location
mem	8-/16-bit memory location
mem8	8-bit memory location
mem16	16-bit memory location
mem32	32-bit memory location
imm	Constant in the range of 0 to FFFFH
imm3	Constant in the range of 0 to 7
imm4	Constant in the range of 0 to FH
imm8	Constant in the range of 0 to FFH
imm16	Constant in the range of 0 to FFFFH
acc	Register AW or AL
sreg	Segment register
src-table	Name of 256-byte conversion table
src-block	Name of a block which is addressed by register IX
dst-block	Name of a block which is addressed by register IY
near-proc	Procedure in the current program segment
far-proc	Procedure in the other program segment
near-label	Label in the current program segment
short-label	Label in the range, from the end of instruction to the -128 to +127-byte
far-label	Label in other program segment
memptr16	Word which includes the location's offset in the current program segment to which control
	attempts to move
memptr32	Double word which includes the location's offset and segment base address in other program
	segment to which control attempts to move
regptr16	16-bit general register which includes the location's offset in other program segment to which
	control attempts to move
pop-value	Number of bytes which are dumped from the stack (0 to 64K, usually even number)
fp-op	Immediate value to identify the instruction code of an external floating-point operation coprocessor
R	Register set

Table	8-1.	Legend	of Operand	Туре
-------	------	--------	------------	------

38

Table 8-2.	Legend	of Operation	Code
------------	--------	--------------	------

Identifier	Description
w	Byte/word specification bit (0: byte, 1: word).
	However, when s is 1, sign extended byte data is specified 16-bit operand even if W = 1.
reg	Register field (000 to 111)
regʻ	Register field (000 to 111) (source-side register in the instruction which uses two registers)
mem	Memory field (000 to 111)
mod	Mode field (00 to 10)
5	Sign extension specification bit (0: sign is not extended, 1: sign is extended)
X,XXX,YYY,ZZZ	

🔳 6427525 OO634O3 84l 🎟

, ,

Identifier	Description
AW	Accumulator (16-bit)
AH	Accumulator (upper byte)
AL	Accumulator (lower byte)
BW	Register BW (16-bit)
cw	Register CW (16-bit)
CL	Register CW (lower byte)
DW	Register DW (16-bit)
BP	Base pointer (16-bit)
SP	Stack pointer (16-bit)
PC	Program counter (16-bit)
PSW	Program status word (16-bit)
IX	Index register (source) (16-bit)
IY	Index register (destination) (16-bit)
PS	Program segment register (16-bit)
SS	Stack segment register (16-bit)
DS0	Data segment 0 register (16-bit)
DS1	Data segment 1 register (16-bit)
AC	Auxiliary carry flag
CY	Carry flag
P	Parity flag
S	Sign flag
Z	Zero flag
DIR	Direction flag
IE	Interrupt enable flag
v	Overflow flag
BRK	Break flag
MD	Mode flag
()	Contents of memory shown in the parentheses
disp	Displacement (8-/16-bit)
ext-disp 8	16-bit displacement which is sign-extended from 8-bit displacement
temp	Temporary register (8-/16-/32-bit)
TA	Temporary register A (16-bit)
TB	Temporary register B (16-bit)
тс	Temporary register C (16-bit)
tmpcy	Temporary carry flag (1-bit)
seg	Immediate segment register (16-bit)
offset	Immediate offset register (16-bit)
+	Transfer direction
+	Addition
-	Subtraction
×	Multiplication
+	Division
%	Modulo
^	AND
v	OR
¥	
≫H tl	Numeric value of 2-digit hexadecimal number
xxxxH	Numeric value of 4-digit hexadecimal number

Table 8-3. Legend of Operation Description

40

🔳 6427525 0063404 788 페

Table 8-4.	Legend	of Flag	Operation
------------	--------	---------	-----------

Identifier	Description
(Blank)	No change
0	Cleared to 0
1	Set to 1
×	Set or cleared according to the result
U	Undefined
R	Pre-saved value is restored

Table 8-5. Memory Addressing

mem	0 0	0 1	10
000	BW + IX	BW + IX + disp 8	BW + IX + disp 16
001	BW + IY	BW + IY + disp 8	BW + IY + disp 16
010	BP + IX	BP + IX + disp 8	BP + IX + disp 16
011	BP + IY	BP + IY + disp 8	BP + IY + disp 16
100	IX	IX + disp 8	IX + disp 16
101	IY	lY + disp 8	IY + disp 16
110	DIRECT ADDRESS	BP + disp 8	BP + disp 16
111	BW	BW + disp 8	BW + disp 16

Table 8-6. Selection of 8-/16-Bit General Registers

reg, reg'	W = 0	W = 1
000	AL	AW
001	CL	cw
010	DL	DW
011	BL	BW
100	АН	SP
101	СН	BP
110	DH	IX
111	вн	IY

Table 8-7. Selection of Segment Registers

sreg	
00	DS1
01	PS
10	SS
11	DS0

🔲 6427525 0063405 614 🖿

 \star The instruction set is described in table form on the following pages.

The clock cycles indicated in the tables represent the time needed for the execution unit to execute instructions, and are based on the following conditions.

- The prefetch time and waiting time to use the bus are not included.
- Zero wait time is assumed for memory access. In other words, one bus cycle's clock cycle equals 4 clock cycles.
- Zero wait time is assumed for I/O access.
- Primitive block transfer instructions and primitive I/O instructions include the repeat prefix.

If the instruction performs both byte and word processing (holding W-bit), the value of the clock cycle is shown as follows:

The left side of / shows the clock cycle for the byte processing (W=0); The right side of / shows the clock cycle for the word processing (W=1).

For the clock cycles of block transfer-related instructions, refer to Table 8-8.

Instruction	Cloc	k Cycles
instruction	Byte processing (W=0)	Word processing (W=1)
MOVBK	11+8/rep	11+16/rep
WUVDK	(11)	(19)
	7+14/rep	7+22/rep
СМРВК	(13)	(21)
СМРМ	7+10/rep	7+14/rep
	(7)	(11)
1.014	7+9/rep	7+13/rep
LDM	(7)	(11)
0714	7+4/rep	7+8/rep
STM	(7)	(11)
INM	9+8/rep	9+16/rep
11/11/11	(10)	(18)
OUTM	9+8/rep	9+16/rep
OU IM	(10)	(18)

Table 8-8. Clock Cycles of Block Transfer-related Instructions

Remark Numeric values in parentheses are for single processing.

6427525 0063406 550 🛲

42

Mnemonic	Onerand	Operati	Operation Code				Flag
2		76543210	76543211	0	CIOCKS	Clerator	AC CY V P 8 Z
	reg,reg	1000101W	11 reg reg'	2	2	,0es⊖teog	
	mem,reg	1000100W	mem gerbom	2-4	8/13	6su→ {wiew)	
	reg,mem	1000101W	mem gen bom	2-4	11/15	rag←(mem)	
	mem,imm	1100011W	mod 0 0 0 mem	3 - 6	11/15	(mem)←imm	
	reg,imm	1011W reg		2 – 3		rag←imm	
	acc,dmem	101000W		8	10/14	If W = 0, AL←(dmem) If W = 1, AH←(dmem+1), AL←(dmem)	
	dmem,acc	101001W		3	8/13	If W = 0, {dmem}←AL If W = 1, {dmem+1}←AH, {dmem}←AL	
	sreg,reg16	1001110	1 1 0 sreg reg	2	2	sreg←reg16 ss,DS0,DS1	
	sreg,mem16	10001110	mod 0 sreg mem	2-4	15	sreg←(mem16) sreg: 85,DS0,DS1	
	reg16,areg	10001100	110 sreg reg	2	2	reg16⊷sreg	
	mem16, sreg	10011001	mod 0 sreg mem	2 - 4	11	(mem)6)+-sreg	
	DS0,reg16, mem32	1 1 0 0 0 1 0 1	mem gen bom	2-4	26	reg16←(mem32) DS0←(mem32+2)	
	DS1,reg16, mem32	11000100	men reg mem	2-4	26	reg16←(mem32) DS1←(mem32+2)	
_	AH,PSW	11111001		ł	2	AH-SZX,ACX,P,X,CY	
	PSW,AH	10011110		•-	m	s.Z.x.ac.x.P.x.cY+AH	× × ×
	reg16,mem16	10110001	mod reg mem	2 - 4	4	reg16←mem16	
TRANS	src-table	1101011		-	0	al⊷(8W+al)	
	, Bej' Bej	100011W	11 reg reg'	2	e	,0est+>0es	
	mem,reg reg,mem	10001 W	mem ger bom	2 - 4	16/24	(mem)++teg	
	AW, reg16 reg16, AW	10010 reg		-	e,	AW↔reg16	

🔳 6427525 0063407 497 🖿

Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock Multiplicity Market Prock Market Prock Market Prock Market Prock <td< th=""><th>-</th><th>Operatio</th><th>ation Code</th><th></th><th></th><th></th><th>L</th><th>_</th><th>Flag</th><th></th><th>l</th><th></th></td<>	-	Operatio	ation Code				L	_	Flag		l	
				Bytes	Clocks	Operation			Ή		- h	
REPC REPNC STM STM STM	7 8 1	5 4 3 2 1 0	76543210				<u>}</u>		<u>►</u> >	0	N	
STM STM	0 1	1.00101		۲	2	Executes the primitive block transfer instruction of the consecutive byte during the CW \neq 0, then decrements (-1) CW. Processes hold interrupt, if any. Exits from a loop if CY \neq 1.						
REP REPE REPZ MOVBK MOVBK STM STM	0 1	100100		Ŧ	2	Same as above Exits from a loop if CY ≠ 0.						
REPNE REPNZ MOVBK CMPBK STM STM	-	1 1 0 0 1 1		÷	2	Executes the primitive block transfer instruction of the consecutive byte during the CW \neq 0, then decrements (-1) CW. Processes hold interrupt, if any. Exits from a loop if the primitive block transfer instruction is CMPBK or CMPM, and at the same time Z \neq 1.						
MOVBK CMPBK CMPM STM	111	110010		-	2	Same as above Exists from a loop if Z ≠ 0.						
CMPBK CMPM STM	1 0	10010W		-	See	If W = 0, (Y)+-(X) DIR = 0 : X← X+1, IY← Y+1 DIR = 1 : X← X−1, IY← Y−1						
CMPBK CMPM LDM STM					2-2 0/14 I	H W = 1, (IY+1, IY)+-(IX+1,IX) DIR = 0 : IX←IX+2, IY←IY+2 DIR = 1 : IX←IX-2, IY←IY-2						
STM CMPM	1 0	1 0 0 1 1 W		-	See	If W = 0, (X)-(IY) DIR = 0 : X← X+1, IY←IY+1 DIR = 1 : X← X−1, IY←IY−1	×	×	×	×	×	
STM CMPM						H W = 1, (IX+1, IXH-(IY+1, IY) DIR = 0 : IX←IX+2, IY←IY+2 DIR = 1 : IX←IX-2, IY←IY-2						
STM STM	-	10111W		-	See	H W = 0, AL⊣(IY) DIR = 0 : IY←IY+1; DIR=1; IY←IY−1	×	×	×	×	×	
STM STM						H W = 1, AW-(IY+1, IY) DIR = 0 : IY←IY+2; DIR=1; IY←IY-2						
	1 0	10110W		-	88 8	If W = 0, AL←(IX) DIR = 0 : IX←IX+1; DIR=1; IX←IX-1						
						If W = 1, AW-(IX+1, IX) DIR = 0 : IX+2; DIR=1; IX-IX-2						
	-	10101W		-	See	H W = 0, (IY)←AL DIR = 0 : IY←IY+1; DIR=1; IY←IY−1						
						H W = 1, (IY+1,IY)←AW DIR = 0 : IY←IY+2; DIR=1; IY←IY-2						

44

🔳 6427525 0063408 323 📕

iction Bit field operation	1908.							
	red8,red8*	7 8 5 4 3 2 1 0	76543210			AC CY	>	P S Z
Bit field opera		00001111	0011001	3 35 -	35 - 133 16-bit field+-AW			
field opera		1 1 reg' reg			-			
opera	reg8,imm4	00001111	00111001	4 35 - 133	133 16-bit field⊷AW			
2		11000 reg						
tion i	reg8,reg8'	00001111	00110011	3 34 - 59	59 AW16-bit field			
nstru		1 1 reg' reg						
ction	reg8,imm4	00001111	0 0 1 1 1 0 1 1	4 34 - 59	58 AW16-bit field			
•		11000 reg						
2	acc,imm8	1110010W		2 9/13	3 f W = 0, AL←(Imm8) 3 f W = 1, AH←(Imm8+1),AL←(Imm8)			
O inst	acc,DW	1110110W		1 8/12				
5 o	imm8,acc	1110011W		2 8/12				
on s	DW, acc	1110111W		1 8/12		—		
	dst-block,DW	0110110M		1 See				
	-			Table 8-8				
WLOO ive l/	DW, src-block	0110111W		1 See				
				Table 8-8	a-8 If W = 1 (DW+1, DW)+(IX+1,IX) DIR = 0 : IX+-IX+2; DIR=1; IX+-IX-2			

📟 6427525 0063409 26T 📟

Mnemonic	Constant			Bytes	-				•		
					Clocks	Operation	┝	╏	$\left \right $	┞	
		76543210	7 8 5 4 3 2 1 0				AC CY	>	P S	2	
ADD	reg,reg*	0 0 0 0 0 1 M	11 reg reg	2	2	reg←reg'	× ×	×	× ×	×	
<u></u>	mem,reg	MOOOOOO	wew Ber pow	2-4	16/24	{mem}+reg	×	×	×	×	1
	reg,mem	000001W	mem ger bom	2-4	11/15	reg←reg+(mem)	× ×	×	×	×	1
	reg,imm	10000 0 W	11000reg	3-4	+	reg←reg+imm	× ×	×	×	×	
	mem,imm	10000 • W	mod 0 0 0 mem	3 - 6	18/26	(mem)+–(mem)+imm	× ×	×	×	×	
	acc,imm	000010W		2 - 3	-	If W = 0, AL←AL+imm If W = 1, AW←AW+imm	×	×	×	×	.
ADDC	reg, reg	0 0 0 1 0 0 1 M	1 1 reg reg'	2	2	rag←rag+rag'+CY	× ×	×	×	×	
	mem, reg	0 0 0 1 0 0 W	mem ger bom	2-4	16/24	{mem}-teg+CY	× ×	×	×	×	r –
	reg,mem	0001001W	mem ger bom	2-4	11/15	reg←reg+(mem)+CY	×	×	×	×	r ·
	reg,imm	10000 ° W	11010reg	3-4	+	reg←reg+imm+CY	× ×	×	×	×	
	mem,imm	10000 • W	mod 0 1 0 mem	3-6	18/26	{mem}+-{mem}+imm+CY	×	×	×	×	
	acc,imm	0 0 0 1 0 1 0 W		2 - 3	4	If W = 0, AL←AL+Imm+CY If W = 1, AW←AW+imm+CY	×	×	×	×	
SUB	reg,reg	0010101W	11 reg reg'	2	2	reg−reg	××	×	×××	×	
	mem,reg	0010100W	mem ger bom	2 - 4	16/24	(mem)⊷eg	× ×	×	× ×	×	
	reg,mem	0010101W	mem ger bom	2-4	11/15	reg←reg–tmem)	× ×	×	××	×	
	reg,imm	100000 * W	11101reg	3-4	. 4	reg←reg–imm	× ×	×	××	×	
	mem,imm	10000 %	mod 1 0 1 mem	3 - 6	18/26	{mem}+-{mem}-imm	×	×	×	×	
	acc,imm	001010M		2-3	4	If W = 0, AL←AL-imm If W = 1, AW←AW-imm	× ×	×	×	×	, ,
SUBC	reg,reg'	0001101W	11 reg reg	2	2	reg←reg'-CY	× ×	×	×	×	
	mem,reg	0001100W	mem ger bom	2-4	16/24	{mem}+-{mem}-teg_CY	×	×	××	×	
	reg,mem	0001101W	mem ger bom	2-4	11/15	reg←reg–(mem)–CY	× ×	×	×	×	
	reg,imm	10000 W	11011reg	3-4	4	reg←reg–imm–CY	×	×	×	×	
	mem,imm	1.0000 W	mod 0 1 1 mem	3-6	18/26	{mem}-tmm-CY	×	×	× ×	×	
	acc,imm	0 0 0 1 1 1 0 W		2-3	-	If W = 0, AL-AL-Imm-CY If W = 1, AW-AW-imm-CY	××	×	×	×	

46

🔳 6427525 0063410 T&l 🔳

			Onerati	tion Code						Flac		
truction iroup	Mnemonic	Operand	76543210	76543210	Bytes	Clocks	Operation	ACCY			ø	N
	ADD4S		0001111	0010000	2	19×n+7	det BCD string-dat BCD string+erc BCD string	>	×	2	5	×
	SUB4S		00001111	0010010	2	19×n+7	det BCD atring-det BCD string-arc BCD atring	þ	> ×	Э	C	×
	CMP4S		00001111	00100110	2	19×n+7	dat BCD string-erc BCD string	Э	⊃ ×	>)	×
BCD	ROL4	reg8	00001111	0010100	m	13						
opera			11000 reg									
ation		mem8	00001111	00101000	3 - 5	28	AlUconst [-	
instru			mod 0 0 0 mem									
ction	ROR4	9ger	00001111	00101010	e	11						-
8			11000 reg									
		төт	0 0 0 0 1 1 1 1	0 1 0 1 0 1 0	3-5	32	AL Utoner Lower					
			mem 0 0 0 pom									
	INC	reg8	1 1 1 1 1 1 0	11000 reg	~	2	reg8+-reg8+1	×	×	×	×	×
Incr		mem	W I I I I I I I W	mod 0 0 0 mem	2-4	16/24	(mem)+-(mem)+1	×	×	×	×	x
		reg16	01000reg		-	2	reg16treg16+1	×	×	×	×	×
t-dec uctio	DEC	reg8	1 1 1 1 1 1 0	1 1 0 0 · 1 reg	2	2	reg&-reg&-1	×	×	×	×	×
remer hs		mem	W111111	mod 0 0 1 mem	2-4	16/24	(mem)←(mem)−1	×	×	×	×	×
nt		reg16	01001 reg		٢	2	regi6-regi6-i	×	×	×	×	×
						n: 1/2 of t	n: 1/2 of the number of BCD digits					

🛲 6427525 OO634ll 9l8 💻

*: The number of BCD digits is given at CL register. It is possible to set the values 1 to 254.

47

				Operat	tion Code							–	Fia0		Γ
uction oup		Operand	7654	4 3 2 1 0	7 8 5	543	210	Dytes	Clocks	Operation	A C	<u>د (</u>	٩	80	N
	MULU	reg8	1111	10110	111	100	De I	2	21 - 22	AW+-ALX1908 AH = 0: CY+0, V+0 AH # 0: CY+1, V+1	. >	×	2	5	5
		mem8	1111	10110	t pom	100	mem	2-4	27 - 28	AW←ALx(mem8) AH = 0: CY←0, V←0 AH # 0: CY←1, V←1	>	×	>	>	5
		reg16	1111	10111	111	100	reg	2	29 30	DW.AW←AW×rsg16 DW = 0: CY←0, V←0 DW = 1: CY←1, V←1	>	×	>	>	_ _
		mem 16	1111	1011	t pom	0 0	Hen	2-4	39 - 40	DW,AW←AW×(mem16) DW = 0: CY+0, V+0 DW = 1: CY+1, V+1	2	×	2	_ >	>
Multip	MUL	reg ⁸	111	10110	11	101	Cer	2	33 - 39	AW←AL×reg8 AH = sign extension of AL: CY←0, V←0 AH ≠ sign extension of AL: CY←1, V←1	>	×	2	>	>
lication in		mem8	1 1 1	10110	1 pom	01	mem	2 - 4	39 - 45	AW←ALx(mem8) AH = sign extension of AL: CY←0, V←0 AH ≠ sign extension of AL: CY←1, V←1	>	× ×	>	Э	Э
structions		reg 16		1 1 1 1			<u>S</u>	2	41 - 47	DW,AW,←AW×reg16 DW = sign extension of AW: CY←0, V←0 DW = sign extension of AW: CY←1, V←1	2	× ×	_	>	Э
		mem 16	1 1 1	1 0 1 1 1	mod 1	0 1	mem	2-4	51 - 57	DW,AW←AW×(mem16) DW = sign extension of AW: CY←0, V←0 DW # sign extension of AW: CY←1, V←1	>	××	Э	_	_
		reg16, (reg16',)* imm8	0 1 1 0	01011	-	Ğez	De J	e	28 - 34	reg16+-reg16'ximm8 Product ≤ 16-bit: CY←0, V←0 Product > 16-bit: CY←1, V←1	2	× ×	Э	2	Þ
		reg 16, mem 16, imm 8	0 1 1 0	1 0 1 1	pom	ê	mem	3 - 5	38 - 44	reg16←(mem16)ximm8 Product ≤ 16-bit: CY←0, V←0 Product > 16-bit: CY←1, V←1	>	×	n	Э	Э
		reg16, (reg16',)* imm16	0 1 1 0	10010	-	Đ	'ge'	4	36 - 42	reg16←reg16×imm16 Product ≤ 18-bit: CY←0, V←0 Product > 18-bit: CY←1, V←1	2	×	2	Э	D
		reg16, mem16, imm16	0110	1001	pom	De z	mem	4 - 6	46 - 52	reg16←(mem16)ximm16 Product ≤ 16-bit: CY←0, V←0 Product > 18-bit: CY←1, V←1	2	×	n	n	2
		•	The 2nd	*: The 2nd operand ca	n be om	litted, in	which c	ase the sa	me regist	in be omitted, in which case the same register as for the 1st operand is taken as specified.	1]	1]

48

NEC

🔲 6427525 00634<u>1</u>2 854 📰

	N		_		
	8	>	D	D	<u> </u>
	م	כ ר	>	>	>
Flag			>	n	2
-	2	>	5 C	2	Э.
	AC CY V	>	>	ວ ວ ວ	2 2
	× ا	>	>	2	>
Orerstion		temp⊷AW If temp + reg8 ≤ FFH, AH←temp%reg8, AL←temp + reg8 If temp + reg8 > FFH, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BHK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	temp∔–AW ft temp + (mem8) ≤ FFH, AH ← temp%(mem8), AL+−temp + (mem8) ft temp + (mem8) > FFH, TA+(001H, 000H), TC+(003H, 002H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	temp+-DW, AW ff temp + reg16 ≤ FFFFH, DW+-temp%reg16, AW←temp + reg16 ff temp + reg16 > FFFFH, TA+-(001H, 000H), TC+-(003H, 002H) SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	tempe-DW, AW If temp + (mem16)
	CIOCKS	19	52	55	Ř
	Dytea	7	2 - 4	7	2-4
n Code	78543210	1 1 1 0 feg	mod 1 1 0 mem	1 1 1 0 reg	тет 0 1 1 рош
Operation Code	7 6 5 4 3 2 1 0	0 1 1 0 1 1 1 0	- - - - - - - - -		
Presed		80 90 2	88 E E E	61 20 20	тет 16
	Mnemonic	DAG			
	uction oup		Unsigned divis	ion instructions	

🖿 6427525 0063413 790 🖿

		Г <u> </u>			
	s z	2 ·	2 2	>	ດ ດ
_	9		5		
	>	ວ ວ	د ح	ວ ວ	າ າ
- T		ה ח	5	<u>р</u>	э Э
	AC CY	<u>ר</u> ס	5	<u>с</u>	<u>э</u>
O		tempAW If temp + reg8 > 0 and temp + reg8 ≤ 7FH, or temp + reg8 < 0 and temp + reg8 > 0 - 7FH - 1, AH(temp%reg8, AL(temp + reg8 If temp + reg8 > 0 and temp + reg8 TA(-(001H, 000H), TC(-(003H, 002H) SPC-SP-2, (8P+1, SP)PSW, IE0, BRK(-0 SPC-SP-2, (8P+1, SP)PSW, IE-0, BRK(-0 SPC-SP-2, (8P+1, SP)PS, PSC-TC SPC-SP-2, (8P+1, SP)PC, PCC-TA	tempAW If temp + (mem8) > 0 and temp + (mem8) ≤ 7FH, or temp + (mem8) < 0 and temp + (mem8) > 0 - 7FH - 1, AHtemp%(mem8) > 0 - 7FH - 1, AHtemp%(mem8), ALtemp + (mem8) and temp + (mem8), 20 - 7FH - 1, TA(000H, 000H, 020H, 021H, and temp + (mem8) > 0 - 7FH - 1, SPC-SP-2, (SP+1, SP)PS, PSC-TC SPC-SP-2, (SP+1, SP)PS, PSC-TC SPC-SP-2, (SP+1, SP)PC, PCC-TA	tempk-DW, AW If temp + reg16 > 0 and temp + reg16 ≤ 7FFFH, or temp + reg16 < 0 and temp + reg16 > 0 - 7FFFH - 1, DW+-temp%reg16, AW+-temp + reg16 If temp + reg16 > 0 and temp + reg16 > 7FFFH, or temp + reg16 < 0 and temp + reg16 > 0 and temp + reg16 > 7FFFH, or temp + reg18 < 0 and temp + reg16 > 0 and temp + reg16 > 7FFFH, or temp + reg18 < 0 and temp + reg16 > 0 and temp + reg16 > 7FFFH, or temp + reg18 < 0 and temp + reg16 > 0 and temp + reg16 > 7FFFH, or temp + reg18 < 0 and temp + reg16 > 0 and temp + reg16 > 7FFFH, or temp + reg18 < 0 and temp + reg16 > 0 and temp + reg16 > 7FFFH, or temp + reg18 < 0 and temp + reg18 > 0 - 7FFFH - 1, TA<-(001H, 000H), TC<-(003H, 002H) SP<-SP-2, (SP+1, SP)<-PC, PC, PC, PC, PC, PC, PC, PC, PC, PC,	tempDW, AW If temp + (mem16) > 0 and temp + (mem16) ≤ 7FFFH, or temp + (mem16) > 0 and temp + (mem16) ≤ 0 - 7FFFH - 1, DWtemp%(mem16), AWtemp + (mem16) If temp + (mem16) > 0 and temp + (mem16) > 7FFFH, or temp + (mem16) > 0 and temp + (mem16) ≤ 0 - 7FFFH - 1, TA-(001H, 000H, TC-(003H, 002H) SP-SP-2, (SP+1, SP)PSW, IE0, BRK0 SP-SP-2, (SP+1, SP)PC, PCTA SP-SP-2, (SP+1, SP)PC, PCTA
Clocks		28 - 34	34 - 38	38 - 43	47 - 52
Bytee		n	2 - 4	2	2 - 4
Operation Code	8543210 78543210	2001 1 1 1 1 1 0 1 1 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 0	1 1 1 0 1 1 0 mod 1 1 1 mem	1 1 1 1 1 1 1 1 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0	1 1 1 0 1 1 1 mod 1 1 1 mem
Operand	7	6 6 2	8.mem 8.	reg16	mem
Mnemonic		à			
Inetru Gro			Signed divia	ion instructions	

50

6427525 0063414 627 🛲

Inet: G			Operati	ation Code						Flag		
ruct	Mnemonic	Operand			Bytes	Clocks	Operation	F		h		
			76543210	76543210				ई	> ८	۹.	s	N
	ADJBA		0 0 1 1 0 1 1 1		1	7	If AL A0FH > 8 or AC = 1, AL←AL+6 AH←AH+1, AC←1, CY←AC, AL←ALA 0FH	×	⊃ ×	Э	Э	>
BCD auxili	ADJ4A		11100100		•	3	If AL A 0FH > 9 or AC = 1, AL←AL+6, AC←1 If AL > 9FH or CY = 1, AL←AL+60H, CY←1	×	כ ×	×	×	×
ary instruc	ADJBS		1111100		۰	1	If AL ∧ 0FH > 9 or AC = 1, AL←AL-8, AH←AH-1, AC←1 CY←AC, AL←AL ∧ 0FH	×	с ×	Þ	5	>
tions	AD14S		111000		-	3	Iff AL A 0FH > 9 or AC =1, AL←AL-6, AC←1 Iff AL > 9FH or CY = 1, AL←AL-60H, CY←1	×	ר ×	×	×	×
1	сутвр		1 1 0 1 0 1 0 0	00001010	2	15	AH←AL + 0AH, AL←AL%0AH	ר	υυ	×	×	×
	сутрв		11010101	00001010	2	7	ALt-AHx0AH+AL, AHt-0))	n n	×	×	×
conve uction	CVTBW		10011000		۰,	2	ff AL < 80H, AH←0. Otherwise, AH←FFH.					
	CVTWL		10011001		٦	4 - 5	lf AW < 8000H, DW←0. Otherwise, DW←FFFFH.					1
	CMP	reg,reg'	0011101W	1 1 reg reg'	2	2	,8a- 1 8a	×	×	×	×	×
Com	L	mem,reg	0011100W	mem ger bom	2-4	11/15	(mem)-reg	×	×	×	×	×
pare	. <u>.</u>	reg,mem	0011101W	mem ger bom	2-4	11/15	reg-(mem)	×	×	×	×	×
instru	L	reg,imm	10000 * M	1111 reg	3-4	4	reg-imm	× ×	×	×	x	×
uction	I <u>-</u> .	mem,imm	10000 W	mod 1 1 1 mem	3-6	13/17	(mem)-imm	××	×	×	×	×
8	1	acc,imm	0011110M		2-3	+	łł W = 0, AL – imm lł W = 1, AW – imm	×	×	×	×	×
	NOT	8	W110111	11010 reg	2	2	reg . reg	_				
ompl oper instru		mem	1111011W	mod 0 1 0 mem	2-4	16/24	(mem)+-(mem)					
ation	NEG	Cea	1111011W	11011 reg	2	2	reg← <u>reg</u> +1	×	×	×	Ŷ	×
		mem	W110111	mod 0 1 1 mem	2-4	16/24	{mem}+-{mem}+1	××	×	×	÷	×

■ 6427525 0063415 563 ■

			Operatio	tion Code					Ē	Flag		
ructic	Mnemonic	Operand			Bytee	Clocks	Operation					T
			7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0				v v	<u>></u> ठ	•	00	N
	TEST	reg,reg'	100010W	11 reg'reg	2	2	reg A reg	2	0	×	×	×
		mem,reg reg,mem	100010W	wew Ber bom	2-4	10/14	Qer A (mem)	n	00	×	×	×
		reg,imm	W110111	11000reg	3-4	-	immi Ager	5	0 0	×	×	×
		mem,imm	W110111	men 0 0 0 bem	3-6	11/15	(mem)A imm	5	0	×	×	×
		acc,imm	1010100W		2-3	-	If W = 0, AL Aimm8 If W = 1, AWA imm16	5	0 0	×	×	×
	AND	reg,reg	001001M	11 reg reg'	2	2	,0eu y0eu⊸teel	2	0 0	×	×	×
		mem,reg	001000W	mod reg mem	2-4	16/24	Ber A(mem)→(mem)	, D	0 0	×	×	×
		reg,mem	001001W	mem gen bom	2-4	11/15	reg←reg A (mem)	2	0 0	×	×	×
		reg,imm	100000W	11100 reg	3-4	4	reg←reg A imm	2	0 0	×	×	×
Logic		mem,imm	100000W	mod 1 0 0 mem	3 - 6	18/26	tmem)←(mem) A imm	5	0 0	×	×	×
al ope		acc,imm	0010010M		2 - 3	4	H W = 0, AL←AL∧imm8 H W = 1, AW←AW∧imm16	2	0 0	×	×	×
eratio	Ю	reg,reg	0 0 0 0 1 0 0 W	11 reg reg'	2	2	reg←reg V reg'	D.	0 0	×	×	×
n inst		mem,reg	0 0 0 0 1 0 0 W	men reg mem	2-4	16/24	(mem)√(mem) v reg	n N	0 0	×	×	×
tructio		reg,mem	000101W	mem gen bom	2 - 4	11/15	reg←reg v (mem))	0 0	×	×	×
008		reg,imm	100000W	11001reg	3-4	4	reg←reg v imm	n	0 0	×	×	×
		mem,imm	100000W	mod 0 0 1 mem	3-6	18/26	(mem)←(mem) ∨ imm	2	0 0	×	×	×
		acc,imm	0 0 0 0 1 1 0 W		2 - 3	4	H W = 0, AL←AL ∨ imm8 H W = 1, AW←AW ∨ imm16	2	00	×	×	×
	XOR	'ger,ger	0 0 1 1 0 0 1 M	11 reg reg'	2	2	reg←reg ¥ reg'	n	0 0	×	×	×
		mem,reg	001100W	mod reg mem	2-4	16/24	(mem)←(mem) ¥ reg	n N	0 0	×	×	×
		reg,mem	0011001W	mod reg mem	2-4	11/15	reg←reg ¥ (mem)	n	0 0	x	×	×
		reg,imm	100000W	1 1 1 1 0 reg	3-4	•	reg←reg ¥ imm	2	0	×	×	×
		mem,imm	100000W	mod 1 1 0 mem	3 ~ 6	18/26	(mem)←(mem) ¥ imm	2	0 0	×	×	×
		acc,imm	0 0 1 1 0 1 0 W		2-3	•	If W = 0, AL←AL ¥ Imm8 If W = 1, AM←AW ¥ Imm16	5	00	×	×	×
											l	I

NEC

🗰 6427525 0063416 4TT 🎟

		ļ	Operati	ration Code					Ē	Fiag		
ruction roup	Mnemonic	Operand	76543210	76543210	Bytes	Clocks	Operation	AC CY	<u>۲</u>	٩	s z	
	TEST1	reg8,CL	0001000	11000 reg	e	т м	Bit NO.CL of reg8 = 0 : Z←1 Bit NO.CL of reg8 = 1 : Z←0	n	00	n	× ⊃	
		mem8,CL	0000	mod 0 0 0 mem	3-2		Bit NO.CL of (mem8) = 0 : Z←1 Bit NO.CL of (mem8) = 1 : Z←0	n 0	0 0	D	×	
		reg16,CL	000	11000 reg	e		Bit NO.CL of reg16 = 0 : Z←1 Bit NO.CL of reg16 = 1 : Z←0	n	00	Э	× ⊃	
		mem16,CL	000	mod 0 0 0 mem	3-5	12	Bit NO.CL of (mem16) = 0 : Z←1 Bit NO.CL of (mem16) = 1 : Z←0	° n	0 0	Э	×	
		reg8,imm3	100	11000 reg	*	*	Bit NO.imm3 of reg8 = 0 : Z←1 Bit NO.imm3 of reg8 = 1 : Z←0	5	0 0	Э	× ⊃	
Bit n		mem8,imm3	1000	mod 0 0 0 mem	- -		Bit NO.imm3 of {mem8} = 0 : Z←1 Bit NO.imm3 of {mem8} = 1 : Z←0	n N	00	2	× ⊃	
nanip		reg16,imm4	1001	11000 reg	-	-	Bit NO.imm4 of reg16 = 0 : 2←1 Bit NO.imm4 of reg16 = 1 : 2←0	n N	0 0	5	×	
ulatio		mem18,imm4	1001	mod 0 0 0 mem	4 - 6	13	Bit NO.imm4 of (mem16) = 0 : 2←1 Bit NO.imm4 of (mem16) = 1 : 2←0	о Э	0 0	- -	× ⊃	
n ins	NOT1	reg8,CL	0110	11000 reg	3	4	Bit NO.CL of reg8←Bit NO.CL of reg8					
tructi		mem8,CL	0110	med 0 0 0 mem	3 - 5	13	Bit NO.CL of (mem8)←Bit NO.CL of (mem8)					
ons	-	reg16,CL	0 1 1 1	11000 reg	m	*	Bit NO.CL of reg16←Bit NO.CL of reg16					- 1
		mem16,CL	0 1 1 1	med 0 0 0 mem	3 - 5	21 E	Bit NO.CL of (mem18)←Bit NO.CL of (mem16)	_				
		reg8,imm3	1 1 0	11000 reg	-	2	Bit NO.imm3 of reg8←Bit NO.imm3 of reg8					. 1
		mem8,imm3	1 1 0	mod 0 0 mem	4 - 6	14 8	Bit NO.imm3 of (mem8)←Bit NO.imm3 of (mem8)					- 1
		reg16,imm4	1111	11000 reg	-	2	Bit NO.imm4 of reg16←Bit NO.imm4 of reg16					
		mem16,imm4	1111	mod 0 0 0 mem	4 6	22 B	Bit NO.imm4 of {mem18}←Bit NO.imm4 of {mem18}					
]			2nd Byte*	3rd Byte*	*: 1st Byte = 0FH	= 0FH						
	NOT1	5	1 1 1 1 0 1 0 1		-	~	cv- c v	×				
												•

🔳 6427525 0063417 336 📟

Operand	Operatio	tion Code	Bvtea	Clocks	Observation		Flag		
7 6	543210	7 6 5 4 3 2 1 0		CIOCHE		ACCY	<u>د</u> >	80	N
0 0	010010	11000 reg	e	· م	Bit NO.CL of reg8+-0				
	0010	mem 0 0 0 bom	3 - 5	14	Bit NO.CL of (mem8)←0	-			
	0011	11000 reg	3	'n	Bit NO.CL of reg16←0				
	0011	mem 0 0 0 bom	3-5	33	Bit NO.CL of {mem16}←0				
	1010	11000 mg	-	6	Bit NO.imm3 of reg8←0				Ι
	1010	mem 0 0 0 pom	6 - 6	15	Bit NO.imm3 of (mem8)←0				[
	1011	11000 reg	-	w	Bit No.imm4 of reg16+-0				
	1011	mod 0 0 0 mem	9 - 1	33	Bit NO.imm4 of (mem16)←0	-			
	0100	11000 reg	3	+	Bit NO.CL of reg8+-1				
	0100	mod 0 0 0 mem	3-5	13	Bit NO.CL of (mem8)←1	<u> </u>			
	0101	11000 reg	æ	-	Bit NO.CL of reg16←1	-			
	0101	mod 0 0 0 mem	3-5	21	Bit NO.CL of (mem16)←1	-			
	1100	11000 reg	+	ю	Bit NO.imm3 of reg8←1				
	1100	mod 0 0 0 mem	4 - 6	14	Bit NO.imm3 of (mem8)←1				
	1 1 0 1	11000 reg	+	2	Bit NO.imm4 of reg16←1				
	+ 1101	mem 0 0 0 pom	9-1	22	Bit NO.imm4 of (mem16)←1				
	2nd Byte*	3rd Byte*	*: 1st Byte = 0FH	/te = OFH					
-	1111000		-	2	CY←0	0			
-	1111100		١	2	DIR←0				
-	1111001		-	2	cY←1	-			
-	111101		-	2	DiR←1				

54

NEC

6427525 0063418 272 🔳

	N	×	×	×	×	×	×	
	Ş	×	×	x	×	×	×	
Flag	Ρ	×	×	× ר	× > ×	×	×	
•	>	×	×	2	э.	⊃	Э	
	AC CY V	×	×	×	×	× ⊃	ר א ר	
	₹	2	2	>	D.	<u> </u>	>	
Orerstion		CY←MSB of reg. regregx2 If MSB of reg ≠ CY, V←1 If MSB of reg = CY, V←0	CY←MSB of (mem), (mem)←(mem)×2 If MSB of (mem) ≠ CY, V←1 If MSB of (mem) = CY, V←0	While tempCL, temp = 0, repeats the consecutive operation CYMSB of reg. reg-regx2 temp1emp1	13/27 + n While temp+-CL, temp ≠ 0, repeats the consecutive operation CY+-MSB of (mem), (mem)+-(mem)x2 temp+-temp-1	While termp←imm8, termp ≠ 0, repeats the consecutive operation CV←MSB of reg, reg←reg×2 termp←termp−1	19/27 + n While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←MSB of (mem), (mem)⊢(mem)x2 temp←temp−1	
		° .	16/24	u - , L	19/27 + r	u + L	19/27 + n	n. Nimber of shifts
Rutes		2	2-4	5	2-4	m	3-5	n. Numbe
Operation Code	1076543210	0 W 1 1 1 0 0 1 1 1 W 0	0 W mod 1 0 0 mem	1 W 1 1 1 0 0 1 eg	1 W mod 1 0 0 mem	0 W 1 1 1 0 0 reg	0 V mod 1 0 0 mem	
ġ	765432	110100	1 1 0 1 0 0	1 1 0 1 0 0	1 1 0 1 0 0	1 0 0 0 0 1 1	1 1 0 0 0 0	
Orerand		1,gen	mem,1	reg.cL	mem,CL	reg,imm8	mem,imm8	
Instru		SHL						
	oup			Shift in	structions			

■ 6427525 OO63419 109 ■

r

Flag	ACCV V P S	x x x >	× × × × >	× × > × >	× × ⊃ ×	× × ⊃	×	××	××	×	×	×	×
	cv v	× ×	x x	> ×	5					×	x	×	×
	ACCV		<u> </u>	×	×		>	0	0	<u> </u>	<u> </u>	<u>р</u>	5
1	AC	2	5	5		×	×	×	×	×	×	×	×
				3	5	5	>	n	n	5	Э	n	n
Coeration		CV-LSB of reg. reg-reg-2 MSB of reg \neq the consecutive bit of MSB of reg: V1 MSB of reg = the consecutive bit of MSB of reg: V0	CY-LSB of (mem), (mem)+-(mem)+2 MSB of (mem) = the consecutive bit of MSB of (mem): V+-1 MSB of (mem) = the consecutive bit of MSB of (mem): V+-0	While temp←CL and temp + 0, repeats the consecutive operation CY←LSB of reg. reg←reg+2 temp←temp−1	While temp←CL and temp + 0, repeats the consecutive operation CY←LSB of (mem), (mem)+-(mem)+2 temp←temp-1	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of reg. reg←reg+2 temp←temp−1	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)←(mem)+2 temp←temp−1	CY←LSB of reg, reg←reg+2, V←0 MSB of operand does not change.	CY←LSB of (mem), (mem)+-(mem)+2, V←0 MSB of operand does not change.	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 temp←temp−1, MSB of operand does not change.	While temp←CL and temp = 0, repeats the consecutive operation CY←LSB of (mem), (mem)+-(mem)+2 temp+-temp-1, MSB of operand does not change.	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 temp←temp−1, MSB of operand does not change.	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)+-(mem)+2 temp←temp−1, MSB of operand does not change.
Clocke		ø	16/24	1 + n	19/27 + n	7 + n	19/27 + n	8	16/24	7 + n	19/27 + n	7 + n	19/27 + n
Bytee		2	2-4	2	2-4	m	3 - 5	2	2-4	2	2-4	e	3 - 5
tion Code	6543'210	1101 reg	mod 1 0 1 mem	1101 reg	mod 1 0 1 mem	101 reg	mod 101 m o m	1111 reg	mod.1 1 1 mem	1111 reg	mod 1 1 1 mem	1111 reg	mod 1 1 1 mem
Operation	7 8 5 4 3 2 1 0 7	1 1 0. 1 0 0 0 W 1	1 1 0 1 0 0 0 %	1 1 0 1 0 1 M 1	1 1 0 1 0 1 W	1 1 0 0 0 0 W 1	1 1 0 0 0 0 W	1 1 0 1 0 0 0 W 1	1 1 0 1 0 0 0 W n	1 1 0 1 0 1 W 1	1 1 0 1 0 1 W	1 1 0 0 0 0 W 1	1 1 0 0 0 0 W
Operand		reg.1	Ten,1	reg.CL	mem,cL	reg,imm8	mem,imm8	reg,1	mem,1	reg,CL	mem,CL	reg,imm8	mem,imm8
Mnemonic	ction	SHR					Shift ins	SHRA					

n: Number of shifts

56

NEC

■ 6427525 0063420 920 ■

1	<u>, </u>									*	*	*	*
	N S												
	۳												
Flag	>	×	×	2	D	¬	D	×	×	>	5	5	
	ζ	×	×	×	×	×	×	×	×	×	×	×	> ×
	¥C											<u>^</u>	
		CY←MSB of reg.reg←reg×2+CY MSB of reg ≠ CY: V←1 MSB of reg = CY: V←0	CY ← MSB of (mem), (mem)+-(mem)x2+CY MSB of (mem) \neq CY: V \leftarrow 1 MSB of (mem) = CY: V \leftarrow 0	While temp←CL and temp ≠ 0, repeats the consecutive operation CV←MSB of reg, reg←reg×2+CY temp←temp−1	While temp-CL and temp # 0, repeats the consecutive operation CY MSB of (mem), (mem)+-(mem)x2+CY temp-1	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←MSB of reg. reg←reg×2+CY temp←temp−1	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←MSB of (mem), (mem)+-(mem)x2+CY temp←temp-1	CY←LSB of reg, reg←reg+2 MSB of reg←CY MSB of reg ≠ the consecutive bit of MSB of reg: V←1 MSB of reg = the consecutive bit of MSB of reg: V←0	CY←LSB of (mem), (mem)←(mem)+2 MSB of (mem)+-CY MSB of (mem) ≠ the consecutive bit of MSB of (mem): V←1 MSB of (mem) = the consecutive bit of MSB of (mem): V←0	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 MSB of reg←CY temp←temp−1	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)←(mem)+2 MSB of (mem)+−CY temp←temp−1	While temp-timm8, temp = 0, repeats the consecutive operation CY4-LSB of reg, reg+reg+2 MSB of reg+CY temp-temp-1	While temp⊱imm8, temp ≠ 0, repeats the consecutive operation CY-LBB of (mem), (mem)+-(mem)+2 MSB of (mem)+-CY temp←temp-1
- tests	0000	ø	16/24	e + /	19/27 + n	7 + n	19/27 + n	8	16/24	u + L	19/27 + n	7 + n	19/27 + n
Butes	e 2160	~	2-4	7	2-4	m	3 - 5	7	2-4	2	2-4	e,	ы - -
	1 0	B	mem	ê	E eu	De la	mem	₿e,	tien.	۶.	E ·	B .	E e E
	32	•	ь 0								1		
		0	0	0	0 0	0	0 0	0	0	0	0	-	10
	2	.0		•		0		0	0	0	0	0	
	76		0 pou	12	0 pour	-	0 pou	-	POE	-	POE	12	0 pou
Operation	0	3	3	3	3	3	3	3	3	3	3	3	3
	-	o 1	•	-	-	0	•	0	0	-	-	6	0
5	32	0 0	0 0	0	0	0	0	0	0	0	0	0	0
	-	-	-	-	-	0	0	-	0	0	0	0	0
	so.	•	0	0	0	0	•	0	0	0	0	0	0
	7 8	-	-	-	-	-	-	-	- ·			-	-
													-
Onerand		reg,1	Ten,1	reg,CL	mem,CL	reg,imm8	mem,imm8	reg.1	mem,1	la, cL	mem,cL	rag,imm8	mem,imm8
Mamonio		RoL						ROR			, , 	••••	·
		<u>†</u>						L u					
netru	action						-	tate instruc					

■ 6427525 0063421 867 ■

μ**PD70108**

				*	*	*	*	-
	Z							
	60 1							{
Fiag		×	×	5	5	5	5	
_	<u>۲</u>	×	×	×	×	×	×	ł
	AC CY V							1
Operation		tmpcy←CY, CY←MSB of reg reg←regx2+tmpcy MSB of reg ≠ CY: V←1 MSB of reg = CY: V←0	tmpcy←CY, CY←MSB of (mem) {mem)+-(mem)x2+tmpcy MSB of (mem) ≠ CY: V←1 MSB of (mem) = CY: V←0	While temp←CL and temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←MSB of reg reg~regx2+tmpcy temp←temp−1	19/27 + n While temp←CL and temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY ←MSB of (mem) (mem)+-(mem)x2+tmpcy temp←1	While temp←imm8, temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←MSB of reg reg <pre>reg</pre> tempcy temp<-temp-1	19/27 + n While temp←imm8, temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY ←MSB of (mem) (mem)+-(mem)x2+tmpcy temp←temp-1	
Clocks		9	16/24	u + L	1 9 /27 + n		19/27 + n	r of shifts
Bytes		2	2-4	~	2-4	e	3 - 5	n: Number of shifts
n Code	6543210	1010 reg	mod 0 1 0 mem	1010 reg	mod 0 1 0 mem	1010 reg	mod 0 1 0 mem	-
Operation	765432107	1 1 0 1 0 0 0 W 1	1 1 0 1 0 0 0 W 1	1 1 0 1 0 1 W 1	1 1 0 1 0 0 1 W	1 1 0 0 0 0 W 1	1100000	
Operand	,	rag.1	пет,1	reg,CL	mem,CL	r eg ,imm8	mem,imm8	
Mnemonic		ROLC						
Instruc Groe				Rotate in	tructions			

NEC

🖬 6427525 0063422 7T3 🎟

58

				*	*	*	*	
	Я							
	ø							
Flag	⊿ >	×	~					
-		×	×	> ×	ר ×	ר ×	ъ х	
	AC CY		-				*	
		tmpcy←CY, CY←LSB of reg reg←reg+2 MSB of reg←tmpcy MSB of reg ≠ the consecutive bit of MSB of reg: V←1 MSB of reg = the consecutive bit of MSB of reg: V←0	tmpcy-CV, CY-LSB of (mem) (mem)(mem)-2 MSB of (mem)+-tmpcy MSB of (mem) = the consecutive bit of MSB of (mem): V+-1 MSB of (mem) = the consecutive bit of MSB of (mem): V+0	While temp←CL and temp ≠ 0, repeats the consecutive operation tmpcy←CV, CY←LSB of reg reg←reg+2 MSB of reg←tmpcy temp←temp−1	19/27 + n While temp←CL and temp ≠ 0, repeats the consecutive operation tmpcy←CV, CY←LSB of (mem) (mem)←(mem)+2 MSB of (mem)+-tmpcy temp←temp-1	While temp←imm8 and temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←LSB of reg reg←reg+2 MSB of reg←tmpcy temp←temp−1	19/27 + n While temp←imm8, temp ≠ 0, repeats the consecutive operation tmpcyt-CY, CY ←LSB of (mem) (mem)←(mem)+2 MSB of (mem)+-tmpcy temp←temp-1	
	CIUCKS	8	16/24	u + b	19/27 + n	u + 1	19/27 + n	of shifts
Rutes		2	2-4	7	2-4	m	10 00	n: Number of shifts
n Code	7 6 5 4 3 2 1 0	0ei 1 1 0 1 1	mem 1 1 mem	1011 reg	mem 1 1 mem	1 0 1 1 rog	mem 1 1 0 bom	
Operation	7 6 5 4 3 2 1 0	W 0 0 0 1 0 1 1	101000		101011	1 0 0 0 0 1 1 W 0 0 0 0 0 1	1 1 0 0 0 0 0 W	
Onerand		reg,1	mem,1	reg.CL	mem,cL	reg,imm8	mem,imm8	
Masmooin		RORC						
	uction oup			Rotate in:	structions]

🖬 6427525 0063423 63T 🔳

59

Output 7 6 4 3 20 8P-8P-2, (8P+1, 8P)-PC CALL near-proc 1	Instru Gro	Mnemonic	Onerand	Operati	ration Code	Bytes	e toolo	Omeration		n Deir		
CALL near-proc 1 1 1 1 1 1 1 20 regptri6 1 1 1 1 1 1 1 2 18 memptri6 1 1 1 1 1 1 2 4 31 memptri5 1				654321	7654				AC CY V	_	•	N
regptr16 1<		CALL	near-proc	110100		m		SP←SP-2, (SP+1, SP)←PC PC←PC+diap			 	ļ
Memptri6 1<			regptr16	1111		2		SP←SP-2, (SP+1, SP)←PC PC←regptr16				
far.proc 10011010 5 28 mempt32 1111111 mod 011mem 2.4 47 RET 11000011 011 1 19 Ret 11000011 1200011 2.4 47 Pop-value 11000011 11000011 2.4 28 Pop-value 11000010 1 28 28 Pop-value 1100101011 3 28 28 Pop-value 1100101011 3 3 28 Pop-value 1100101010 3 3 33			memptr16	1111111	mod 0 1 0 mem	2-4		TA←(memptr16) SP←SP-2, (SP+1, SP)←PC, PC←TA				
Mempt/32 1 1 1 1 1 1 1 1 47 47 47 RET 1 1 0 0 1 1 19 19 19 11 19 11 19 11 10	Subrou		far-proc	001101		N.		SP←SP-2, (SP+1, SP)←PS, PS←seg SP←SP-2, (SP+1, SP)←PC, PC←offset				
RET 1 1 0 0 0 0 1 1 1 1 19 pop-value 1 1 0 0 0 0 1 0 3 24 pop-value 1 1 0 0 1 0 1 1 1 28 pop-value 1 1 0 0 1 0 1 1 3 3 3 pop-value 1 1 0 0 1 0 1 1 3 3 3 3 pop-value 1 1 0 0 1 0 1 0 1 3 3 3 3 3	tine contro		memptr32	1111111	mod 0 1 1 mem	2-4		TA←(memptr32), TB←(memptr32+2) SP←SP-2, (SP+1, SP)←PS, PS←TB SP←SP-2, (SP+1, SP)←PC, PC←TA				
pop-value 1 1 0 0 0 1 0 3 24 1 1 0 0 1 0 1 1 1 28 pop-value 1 1 0 0 1 0 1 0 3 32 pop-value 1 1 0 0 1 0 1 0 3 32	l instruc	RET		0 0 0		-		PC←(SP+1, SP) SP←SP+2				
11001011 1 28 11001010 3 32	tions		pop-value	0001		3		PC←(SP+1, SP) SP←SP+2, SP←SP+pop-value				
11001010 3 32				0010		F		PC←(SP+1, SP) PS←(SP+3, SP+2) SP←SP+4				
			pop-value	00101		e		PC←(SP+1, SP) PS←(SP+3, SP+2) SP←SP+4, SP←SP+pop-value				

60

NEC

🔲 6427525 0063424 576 📖

· · · · · · · · · · · · · · · · · · ·	SS, DS0, DS1	хёх D80, D81 х т т т т т т т т т т т т т т т т т т т			
SP-SP-2 (SP+1, SP)+-(mem16) SP-SP-2 (SP+1, SP)+-reg16 SP-SP-2 SP-SP-2 (SP+1, SP)+-sreg SP-SP-2 (SP+1, SP)+-PSW Pueh registers on the stack (SP+1, SP-2)+-Sign extension of imm8 SP-SP-2 (SP-1, SP-2)+-imm16	(6) he stack extension of imm8 16 -2)	(6) he stack extension of imm8 16 P-2) the stack	(6) he stack extension of imm8 = 2) () frame frame	16) the stack in extension of imm8 m16 SP-2) SP-2) the stack k Frame frame	16) the stack in extension of imm8 m16 SP-2) SP-2) SP-2) the stack t Frame frame
SPC-SP-2 (SPL1, SPX-reg16 SPC-SP-2 SPC-SP-2 (SPL1, SPX-sreg SP-C-SP-2 (SPL1, SPX-PSW (SP-1, SP-2)-cimm16 SPC-SP-2 (SP-1, SP-2)-cimm16 SPC-SP-2	SP-2 SP-2 SP-2 SP-2 SP-2 SP-2 SP-2 sP-2)← Sign extension sP-2 SP-2 SP-2 SP-2 SP-2 SP-2 SP-2 SP-2 S	SP-2 SP-2 SP-2 SP-2 SP-2 SP-2 SP-2 SP-2)←imm16 SP-2	SP-2 SP-2	1, SP1-reg16 1, SP1-reg16 1, SP1-sreg 2, SP2-2 registers on the stack registers on the stack sP-2 - (SP-1, SP-2) (SP-1, SP-2) (SP-2) (SP-1, SP-2) (SP	SP-2 SP-2 SP-2 SP-2 SP-2 SP-2 SP-2 SP-2
1 69 12	12 12 12 12 12 12 12 12 12 12 12 12 12 1	12 12 11 11 12 12 25 12 12 12 75	12 13 13 13 13 13 13 13 13 14 15 15 12 12 13 13 14 14 14 14 14 14 14 15 12 12 12 12 12 12 13 13 15 12<	12 13 10 • 75 12 25 12 12 12 12 12 12 13 13 10 • 75 12 12 12 12 12 12 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 14 14 15 <td>24 11 11 12<</td>	24 11 11 12<
~ ~	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~			──┼─┼╶┼╶┼─┼─┼─┼╶┼─┼─	──╂╾┼─┼╶┼╼┼╼┼╼┼╶┼╶┼╼┼╼┼╾┼╌
	mem 0 0 0 bom	0	o o		
10011100 0110000 01101010 0110100	0 0 1 1 1 0 0 1 1 0 0 0 0 0 1 1 0 1 0 1	0 0 1 1 1 0 0 1 1 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 0 1 0 1 1 0 1 0 0 0 1 1 0 1 0 1 1 0 1 1 1 0 1 1 0 0 0 1 1 1 1 0 0 0 1 1	0 0 1 1 1 0 0 1 1 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 0 1 0 0 0 0 1 1 1 1 0 0 1 1 1 0 1 1 0 0 0 1 1 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1	0 0 1 1 1 0 0 1 1 1 0 1 0 1 0 1 1 1 0 1 0 1 1 1 0 0 1 0 1 1 1 0 0 1 0 0 1 1 1 0 1 0 1 1	0 0 1 1 1 0 0 1 1 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 0 1 0 0 0 0 1 1 1 1 1 0 1 1 1 0 1 1 0 0 0 1 1 1 0 0 1 0 1 1 1 0 1 0 0 1 1 1 0 1 0 1
R 0 imm8 0 0 0 0	○ ○ ○ ← ○ ○	<u> </u>		<u> </u>	<u> </u>
- I I	ę		ARE		
	mem16 1 0 0 1 1 mod 0 0 mem 2 4 25 25 26 26 26 26 26 26 27 25 26 26 26 27 25 26 26 27 26 26 26 27 27 25 26 27 27 25 26 27 26 27 27 26 27 27 26 27	memile 1 0 0 1 1 memile 1 25 SP-SP+2 fmemile/+(SP-1, SP-2) memile 1 1 2 SP-SP+2 fmemile/+(SP-1, SP-2) memile memile 1 1 1 1 1 1 1 1 1 2 SP-SP+2 fmemile/+(SP-1, SP-2) areg SS, DS0, DS1 1 areg 0 0 areg111 1 1 2 SP-SP+2 sreq-(SP-1, SP-2) areg SS, DS0, DS1 1 PSW 1 0 areg SS, DS0, DS1 1 PSW 1 0 1 1 1 2 SP-SP-1, SP-2) areg SS, DS0, DS1 PSU	mem16 1 0 0 1 1 25 5F-5F+2 5F-5F+2 1 <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<>	P mem16 10001111 mod 000 mem 2-4 25 SP-SP-2 SP-C	P memils 1 0 0 0 1 1 1 1 mod 0 0 0 mem 2-4 25 SF-SF-2 memils+(SP-1, SP-2) meggi SS, DS0, DS1 meggi SS, DS0

🔳 6427525 0063425 402 🖿

netnuc	Mnemonic	Operand		Operati	ration Code	Bytes	Clocks ^{Nee}	Operation		"	Flag	ł
tion			7 6	6543210	76543210				¥	AC CY V	٩	N 80
	BV	short-label	0	1110000		2	14/4	If V = 1 PC-PC+ext-disp8				
	BNV	short-label		0.00		2	14/4	If V = 0 PC+-PC+ext-diap8				
	E BC	short-label		0 0 1 0		2	14/4	If CY = 1 PC+PC+ext-diap8				┣─
	BNC	short-label		0 0 1 1		2	14/4	If CY = 0 PC+PC+ext-diap8				+
	BE BZ	short-label	 	0100		5	14/4	If Z = 1 PC-PC+ext-diap8				\vdash
	BNE BNZ	short-label		0101		2	14/4	If Z = 0 PC-PC+ext-disp8				
	BNH	short-label		0110		2	14/4	If CY V Z = 1 PC-PC+ext-diap8				
	Ha	short-label		0 1 1 1		2	14/4	If CY V Z = 0 PC-PC+ext-diap8				
	BN	short-label		1000		2	14/4	If S = 1 PC-PC+ext-disp8				
	BP	short-label		1001		2	14/4	If S = 0 PC+PC+ext-disp8				
	BPE	short-label		1010		2	9/91	If P = 1 PC-PC+ext-disp8				
	BPO	short-label		1011		2	14/4	If P = 0 PC-PC+ext-diap8				<u> </u>
	BLT	short-label		1100		2	14/4	If S V V = 1 PC-PC+ext-disp8				
	BGE	short-label		1101		2	7/71	If S V V = 0 PC(-PC+ext-diap8				
	BLE	short-label		1110		2	14/4	if (S ¥ V) V Z = 1 PC←PC+ext-diap8				
	BGT	short-label		+ 1111		2	7/71	If (S ¥ V) V Z = 0 PC ← PC + ext-diap8				
	DBNZNE	short-label	-	1100000		2	14/5	CW = CW-1 If Z = 0 and CW ≠ 0 PC←PC+ext-diap8				
	DBNZE	short-label		0001		2	14/5	CW = CW-1 If Z = 1 and CW ± 0 PC(-PC+ext-diap8				
	DBNZ	short-label		0010		2	13/5	CW = CW-1 · PC+-PC+ext-diap8 If CW+0				
	BCWZ	short-label				2	13/5	If CW = 0 PC+-PC+ext-diap8				



62

🛲 6427525 OO63426 349 🎟

						· · · · ·			
Image: contract of the	ŀ	N				E .			
Image: Contraction Code Operation Code Description									
Image: Contraction Code Operation Code Description	2								
Image Operation Op	-	~							
Image Operation Op	}	<u></u> 0							
Mnemonic Operation Code Operation Code Bytes Bytes Clocks BRK 3 11001100 76543210 76543210 1 50 BRK 3 11001100 1 1 50 1 50 BRK 3 11001101 1 1 50 1 50 REV 1 1001111 1 3 50 1 50 BRKV imm8 11001111 1 1 1 3 50 BrkV imm8 0001111 1 1 3 50 CHUN imm8 0001111 1 1 3 50 CHKIND regi6, mem32 0110010 mod reg 3 50 50]	Ă.				Č.			
Mnemonic Operation Code Operation Code Bytes Bytes Clocks BRK 3 11001100 76543210 76543210 1 50 BRK 3 11001100 1 1 50 1 50 BRK 3 11001101 1 1 50 1 50 REV 1 1001111 1 3 50 1 50 BRKV imm8 11001111 1 1 1 3 50 BrkV imm8 0001111 1 1 3 50 CHUN imm8 0001111 1 1 3 50 CHKIND regi6, mem32 0110010 mod reg 3 50 50	Onwration		TA←(00DH, 00CH), TC←(00FH, 00EH) SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	TA←(4n+1, 4n), TC←(4n+3, 4n+2) n = imm8 SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	H V = 1, TA←(011H, 010H), TC←(013H, 012H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	PC←(8P+1, SP), PS←(SP+3, SP+2), PSW←(8P+5, 8P+4), SP←SP+6	TA←(4n+1, 4n), TC←(4n+3, 4n+2) n = imm8 SP←SP-2, (SP+1, SP\+-PSW, MD←0 Enables MD to be written SP←SP-2, (SP+1, SP)+-PS, PS←TC SP←SP-2, (SP+1, SP)+-PC, PC←TA	lf (mem32) > reg16 or (mem32 + 2) < reg16, TA←(015H, 014H), TC←(017H, 016H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	H V=1, 52 H V=0, 3 H Interrupt conditions are satisfied, 73-76 H interrupt conditions are not satisfied, 26
Mnemonic Operation Code BRK 3 1 0 7 6 5 4 2 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	Chocks	Crocks							
Mnemonic Operation Import Import </td <td>Brtes</td> <td></td> <td>-</td> <td>2</td> <td>-</td> <td>-</td> <td>m</td> <td>2-4</td> <td></td>	Brtes		-	2	-	-	m	2-4	
Mnemonic Operand Operant BRK 3 1 1 0 0 1 1 0 0 7 6 5 4 3 2 1 0 7 6 5 4 BRK 3 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 Imm8 1 1 1 0 0 1 1 1 0 1 1 1 0 0 1 1 1 0 1 1 BRV 1 1 0 0 1 1 1 0 1 1 1 0 1 1 1 BRV 1 1 0 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 BRV 1 1 0 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 RETI 1 1 0 0 1 1 1 1 1 1 1 1 <		2 1					-		
Mnemonic Operation Operation Operation Operation BHK 3 1 0 1 0 7 6 BHK 3 1 1 0 1 0 7 6 BHK 3 1 1 0 1 0 7 6 BHK 3 1 1 0 1 1 0 7 6 BHK 3 1 1 0 1 <t< td=""><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td>Be</td><td></td></t<>		-						Be	
Mnemonic Operand 7 6 5 4 3 2 1 BHK 3 1 1 0 0 1 1 0 0 1 1 0 BHK 3 1 1 0 0 1 1 1 0 1 1 1 Imm8 1 1 0 0 1 1 1 1 1 0 0 1 1 1 0 1 1 1 RETI 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 RETI 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 CHKIND reg16,mem32 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1	- Bo	ø				1	-		
Mnemonic Operand 7 6 5 4 3 2 1 BRK 3 1 1 0 0 1 1 0 0 1 1 0 BRV 1 1 0 0 1 1 1 1 1 0 0 1 1 1 0 1 1 1 RETI 1 1 0 0 1 1 1 1 1 0 0 1 1 1 0 1 1 1 RETI 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 RETI 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 CHKIND reg16, mem32 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1	E	~					-	Ê	
Mnemonic Operand 7 6 5 4 3 2 1 BHK 3 1 1 0 0 1 1 0 0 1 1 0 BHK 3 1 1 0 0 1 1 1 0 1 1 1 Imm8 1 1 0 0 1 1 1 1 1 0 0 1 1 1 0 1 1 1 RETI 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 RETI 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 CHKIND reg16,mem32 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1	Ĭ		0	-	0	-	-	0	
Mnemonic Operand 7 6 5 4 3 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ā	-		0	-	-	-	-	
Mnemonic Operand 7 6 5 4 <	Ŭ		-	-		-	-		
Mnemonic Operand 7 6 BRK 3 1 1 BRK 3 1 1 BRK 3 1 1 BRK 3 1 1 BRK 1 1 1 BRK 1 1 1 BRK 1 1 1 CHKIND reg16, mem32 0 1		-		0	0	0	0		
Mnemonic Operand BRK 3 BRK 3 BRK 3 Immi8 RETI RETI CHKIND CHKIND CHKIND				•	0			-	1
Mnemonic BRIK CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND CHKIND				1	=				ĺ
Instruction	Operand			imm8 (# 3)					
	Mnemonic		BRK		BRKV	RETI	BRKEM	CHKIND	
Group					Interrupt ins	truction			1
	Gro	up					-		j

🖿 6427525 OO63427 285 🖿

63

Gro	instru	nic Orectand	Operati	ation Code	R V	- Tach	and in an and			2	[
up	ction		7 6 5 4 3 2 1 0	76543210				AC C	AC CY V	٩		N
	HALT		11110100		-	2	CPU Hait					
	POLL		10011001		-	2 + 5n	Poli and wait n: Number of POLL pin samplings				<u> </u>	1
	٥		11111010		-	2	l€+-0				<u> </u>	
	₩ PU cr		111110111		-	2	lE←1					1
20110	BUSLOCK		1110000		-	2	Bue Lock Prefix				<u> </u>	1
matr	instr	tp-op	11011XXX	11444222	2	2	No Operation				 	<u> </u>
	uction	fp-op,mem	11011XXX	X mod Y Y mem	2-4	15	data bue⊷(mem)				 	T
	FP02	fp-op	0110011X	1 1 Y Y Y Z Z Z	2	2	No Operation				 	
		fp-op,mem	0110011X	X mod Y Y mem	2 - 4	15	data bus⊷(mem)					<u> </u>
	NOP		1001000		٢	3	No Operation					Γ
	*		0 0 1 areg 1 1 0		٠	2	Segment overlaid prefix					
	-	*: DS0:, DS1:, PS:, SS:	38:							1	1	1

64

🔲 6427525 0063428 lll 🎟

Uperanu 7 6 5 4 3 2							E	Flag	
	-	0 7 6 5 4 3 2 1 0	Dytes	Clocks	Operation	AC	AC CY V P S Z	4	N
110110		1 1 1 1 1 1 0 1	7	œ	PC←(SP+1, SP), PS←(SP+3, SP+2), PSW←(SP+5, SP+4), SP←SP+8, disable MD to be written	æ	8 8 8	8	æ
1 1 0 1 1 0	1 1 1 0	1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0	m	8	TA+-(4n+1, 4n), TC+(4n+3, 4n+2) n = imm8 SP+SP-2, (SP+1, SPk-PSW, MD+1 SP+SP-2, (SP+1, SPk-PS, PS+TC SP+SP-2, (SP+1, SP)k-PC, PC+TA				

NEC

🔲 6427525 OO63429 OS8 🖿

*

9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Rating (T. = 25 °C)

Parameter	Symbol	Conditions	Rating	Unit
Power supply voltage	Voo		-0.5 to +7.0	V
Input voltage	Vi		-0.5 to VDD +0.3	V
CLK input voltage	Vĸ	Vod = 5 V ±10 %	-0.5 to Vop +1.0	V
Output voltage	Vo		-0.5 to Vod +0.3	v
Operating ambient temperature	Topt		-40 to +85	°C
Storage temperature	Tetg		-65 to +150	°C

- Cautions 1. Do not connect output (and bidirectional) pins each other. Do not connect output (or bidirectional) pins directly to the VDD, Vcc, or GND line. However, open drain pin and open collector pins can be directly connected to VDD, Vcc, or GND line. If timing design is made so that so signal conflict occurs, three-state pins can also be connected directly to three-state pins of external circuit.
 - 2. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

DC Characteristics (μ PD70108-5 T₃ = -40 to +85 °C, V_{DD} = 5 V ±10 %) (μ PD70108-8 T₃ = -10 to +70 °C, V_{DD} = 5 V ±5 %) (μ PD70108-10 T₃ = -10 to +70 °C, V_{DD} = 5 V ±5 %)

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	Viн			2.2		Voo+0.3	v
Input voltage, low	ViL			-0.5		0.8	V
CLK input voltage, high	Vкн			3.9		VDD+1.0	v
CLK input voltage, low	VKL			-0.5		0.6	٧
Output voltage, high	Vон	Іон = -400 <i>µ</i> А		0.7Vpp			v
Output voltage, low	Vol	loL = 2.5 mA				0.4	v
Input leakage current, high	Іцн	VI = Voo	<u> </u>			10	μA
Input leakage current, low	luc	VI = 0 V		-		-10	μA
Output leakage current, high	łгон	Vo = Voo				10	μA
Output leakage current, low	ILOL	Vo = 0 V				-10	μА
HLDRQ input current, high	Інан	Vi = VDD	, , ,, ,,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,			10	μA
HLDRQ input current, low	Інаг	Vi = 0 V				-0.5	mA
			70108-5		30	60	mA
		Operating	70108-8		45	80	mA
Power supply current	loo		70108-10		60	100	mA
rower supply current	100		70108-5		5	10	mA
		Standby	70108-8		6	12	mA
			70108-10		7	14	mA

★ Remark TYP. value is reference at $T_{\bullet} = 25$ °C and $V_{DD} = 5.0$ V.

66

🔲 6427525 0063430 87T 📰

Capacitance (T. = 25 °C, VDD = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fc = 1 MHz			15	pF
I/O capacitance	Сю	Unmeasured pins returned to 0 V	······		15	ρF

AC Characteristics (μ PD70108-5 T₀ = -40 to +85 °C, V_{DD} = 5 V ±10 %) (μ PD70108-8 T₀ = -10 to +70 °C, V_{DD} = 5 V ±5 %) (μ PD70108-10 T₀ = -10 to +70 °C, V_{DD} = 5 V ±5 %)

common to large/small scales				08-5	701	08-8	7010	8-10	
Parameter	Symbol	Conditions	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit
Clock cycle	tсук		200	500	125	500	100	500	ns
Clock pulse high-level width	tккн	Vкн =3.0 V	69				41		
	UKKH	VKH =3.0 V	09		44		39Nete		ns
Clock pulse low-level width	tkkl	VKL = 1.5 V	90		60		49		ns
Clock rise time	tka	1.5 to 3.0 V		10		10		5	ns
Clock fall time	tĸŗ	3.0 to 1.5 V		10		10		5	ns
RESET release delay time	TDVRST	VDD = 4.5 V	1		1		1		μs
RESET setup time (to CLK 1)	tsrstk		15		15		15		ns
RESET hold time (from CLK 1)	THKRST		15		15		15		ns
RESET high-level width	twrsth		4 toxx		4 tсук		4 tovx		ns
READY inactive setup time (to CLK \downarrow)	tsrylk		-8		-8		-10		ns
READY inactive hold time (from CLK 1)	тнкачн		30		20		20		ns
READY active setup time (to CLK 1)	İSRYHK		tkkl-8		tkkl-8		tkkl-10		កទ
READY active hold time (from CLK 1)	thkryl.		30		20		20		ns
Data setup time (to CLK ↓)	tsdk		30		20		10		ns
Data hold time (from CLK ↓)	tнкo		10		10		10		ns
NMI, INT, POLL setup time (to CLK 1)	tsık		30		15		15		ns
Input rise time (except CLK)	tia	0.8 to 2.2 V		20		20		20	ns
Input fall time (except CLK)	tı⊧	2.2 to 0.8 V		12		12		12	ns
Output rise time	ton	0.8 to 2.2 V	1	20		20		20	ns
Output fall time	tor	2.2 to 0.8 V	<u> </u>	12		12	<u> </u>	12	ns

Note Applied only when using the μ PD70108GC-10-3B6 and the μ PD70108L-10.

🔳 6427525 OO63431 706 💻

AC Characteristics (cont'd)

Small scale		701	08-5	701	70108-8		70108-10		
Parameter	Symbol	Conditions	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit
Address delay time from CLK↓	toka.		10	90	10	60	10	48	ns
Address hold time from CLKJ	thka		10		10		10		ns
PS delay time from CLK↓	L DKP		10	90	10	60	10	50	ns
PS float delay time from CLK1	tekp		10	80	10	60	10	50	ns
Address setup time (to ASTB↓)	tsast		tkkl60		tkkl-30		tkkl-30		ns
Address float delay time from CLK↓	tfka.		thka	80	thka	60	thka	50	ns
ASTB [↑] delay time from CLK↓	TDKSTH			80		50		40	រាន
ASTB↓ delay time from CLK↑	tokstl.			85		55		45	ns
ASTB high-level width	tstst		tkkl-20		tkkl-10		tkkl-10		ns
Address hold time from ASTB↓	thsta		tккн—10		tккн—10		tккн-10		ns
Control delay time from CLK	токст	CL = 100 pF	10	110	10	65	10	55	ns
RD↓ from address float	LAFRIL	0L - 100 pi	0		0		0		ns
RD↓ delay time from CLK↓	tokr L		10	165	10	80	10	70	ns
RD↑ delay time from CLK↓	t DKRH		10	150	10	80	10	60	ns
Address delay time from RD1	t DRHA		tcyk-45		tcyx-40		tcyk-35		ns
RD low-level width	taa		2tcvx-75		2tcvx-50		2tcvx-40		ns
Data output delay time from CLK↓	t DKD		10	90	10	60	10	50	ns
Data float delay time from CLK↓	t FKD		10	80	10	60	10	50	ns
WR low-level width	tww		2tcvx-60		2tcvx-40		2tcvx-35		ns
HLDRQ setup time (to CLK ¹)	tsнок		35		20		20		ns
HLDAK delay time from CLK↓	tdkha		10	160	10	100	10	60	ns
BUFENT from WRT	twcr		tkkl-20		tkkl-20		tkkl-20		ns

68

🗰 6427525 OO63432 642 페

AC Characteristics (cont'd)

_arge scale			701	08-5	701	08-8	7010	8-10	
Parameter	Symbol	Conditions	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit
Address delay time from CLK↓	tdka		10	90	10	60	10	48	ns
Address hold time from CLKJ	thka		10		10		10		ns
PS delay time from CLK↓	tDKP		10	90	10	60	10	50	ns
PS float delay time from CLK1	texp		10	.80	10	60	10	50	ns
Address float delay time from CLK↓	t FKA		thka	80	thka	60	thka	50	ns
Address delay time from RD1	t DRHA		tcyx-45		tcvx-40		tcvx-35		ns
ASTB↑ delay time from BS↓	tDest			15		15		15	ns
BS↓ delay time from CLK↑	TDKBL		10	110	10	60	10	50	ns
BS↑ delay time from CLK↓	tdкөн		10	130	10	65	10	50	ns
RD↓ delay time from address float	TDAFRL	CL = 100 pF	0		0		0		ns
RD↓ delay time from CLK↓	tokril.		10	165	10	80	10	70	ns
RD↑ delay time from CLK↓	tdkrih		10	150	10	80	10	60	ns
RD low-level width	tRR		2tcvx-75		2tcvx-50		2tcvx-40		ns
Data output delay time from CLK↓	toko		10	90	10	60	10	50	ns
Data float delay time from CLKJ	tFKD		10	80	10	60	10	50	ns
AK delay time from CLK↓	tdkak			70		50		40	ns
RQ setup time (to CLK ¹)	tsrok		20		10		9		ns
RQ hold time (from CLKJ)	tHKRQ1		0	·	0		0		ns
RQ hold time (from CLKT)	tHKRO2		40		30		20		ns

🛤 6427525 DD63433 589 🖿

AC Test Input Waveform (Except CLK)



AC Test Output Test Points



Load Condition



Caution If load capacitance exceeds 100 pF due to the configuration of circuits, lower the load capacitance to 100 pF or less by inserting a buffer, etc.

Clock Timing

70



🔳 6427525 0063434 4<u>1</u>5 📕

Wait (Ready) Timing



Note It is necessary to fix the READY signal to low (or to high) during this period.

POLL, NMI, INT Input Timing



BUSLOCK Output Timing



Read Timing (Small Scale)





72

6427525 0063436 298 🔳



Write Timing (Small Scale)



6427525 0063437124 🖿

Read Timing (Large Scale)







■ 6427525 0063438 060 ■



Write Timing (Large Scale)



🔲 6427525 0063439 TT7 🖿





*: Only for large-scale mode

Remark A broken line shows high impedance.





Hold Request/Acknowledge Timing (Small Scale)



Notes 1. AD0-AD7, A8-A15 2. A16/PS0-A19/PS3, RD, WR, IO/M, BUFR/W, BUFEN, LBS0

Bus Request/Acknowledge Timing (Large Scale)



Notes 1. AD0-AD7, A8-A15

- 2. A16/PS0-A19/PS3, RD, BS0-BS2, BUSLOCK
- 3. RQn (Input) : Request pulse
- 4. AKn (Output): Acknowledge pulse
- 5. RQn (Input) : Release pulse

🗰 6427525 OO63441 655 📟

×

×

10. PACKAGE DRAWINGS

40PIN PLASTIC DIP (600 mil)







P40C-100-600A

NOTES

78

- Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	53.34 MAX.	2.100 MAX.
В	2.54 MAX.	0.100 MAX.
С	2.54 (T.P.)	0.100 (T.P.)
D ·	0.50 ^{±0.10}	0.020 -0.004
F	1.2 MIN.	0.047 MIN.
G	3.6 ^{±0.3}	0.142 ^{±0.012}
н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.72 MAX.	0.226 MAX.
к	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
м	0.25 -0.05	0.010-0.004
N	0.25	0.01

🖬 6427525 0063442 59l 🔳

×

52 PIN PLASTIC OFP (□14)



NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

r		P52GC-100-3B6,3BH-2
ITEM	MILLIMETERS	INCHES
A	17.6±0.4	0.693±0.016
В	14.0±0.2	0.551+0.009
с	14.0±0.2	0.551+0.009
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
н	0.40±0.10	0.016+0.004
I	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
κ	1.8±0.2	0.071+0.008
L	0.8±0.2	0.031±8.888
м	0.15 ^{±0.10}	0.006+0.004
N	0.10	0.004
Р	2.7	0.106
٩	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

■ 6427525 0063443 428 ■

44 PIN PLASTIC QFJ (650 mil)



NOTE

80

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

۲		P44L-50A1-2
ITEM	MILLIMETERS	INCHES
A	17.5±0.2	0.689±0.008
B	16.58	0.653
С	16.58	0.653
D	17.5±0.2	0.689±0.008
E	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173-0.009
н	2.8±0.2	0.110+0.009
1	0.9 MIN.	0.035 MIN.
J	3.4	0.134
к	1.27 (T.P.)	0.050 (T.P.)
м	0.40±0.10	0.016+0.004
N	0.12	0.005
Р	15.50±0.20	0.610+0.009
Q	0.15	0.006
Т	R 0.8	R 0.031
υ	0.20+0.10	0.008+0.004

🖬 6427525 OO63444 364 **E**

11. RECOMMENDED SOLDERING CONDITIONS

Solder this product under the soldering conditions indicated below.

For further information on the recommended soldering conditions, refer to information document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (IEI-1207)".

For soldering methods and conditions other than those of recommended, consult NEC.

Table 11-1. Soldering Conditions for Types of Surface Mounting Device

(1) µPD70108GC-xx-3B6: 52-pin plastic QFP (14 mm)

Soldering method	Soldering condition	Symbol
Infrared ray reflow	Peak temperature of package surface: 230 °C, Time: 30 seconds max. (210 °C min.), Number of reflow process: 1 Exposure limit ^{nees} : 7 days (10 hours pre-baking is required at 125 °C afterwards)	IR30-107-1
VPS	Peak temperature of package surface: 215 °C, Time: 40 seconds max. (200 °C min.), Number of reflow process: 1 Exposure limit ^{ese} : 7 days (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-1
Wave soldering	Solder temperature: 260 °C max., Time: 10 seconds max., Number of reflow process: 1 Exposure limit ^{Nete} : 7 days (10 hours pre-baking is required at 125 °C afterwards) Preheating temperature: 120 °C max. (package surface temperature)	WS60-107-1
Partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per one side of device)	_

Note Exposure limit before soldering after dry-pack package is opened. Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply two or more soldering methods (except partial heating) in combination.

– Information—

Recommended soldering conditions for some parts of this product have been upgraded. (Improvements mode: Infrared ray reflow peak temperature expansion (235 °C), twice, restrictions on days, etc.)

For details, consult NEC.

(2) µPD70108L-xx: 44-pin plastic QFJ (650 mil)

Soldering method	Soldering condition	Symbol
Infrared ray reflow	Peak temperature of package surface: 230 °C, Time: 30 seconds max. (210 °C min.), Number of reflow process: 1 Exposure limit ^{Nete} : 7 days (10 hours pre-baking is required at 125 °C afterwards)	IR30-107-1
VPS	Peak temperature of package surface: 215 °C, Time: 40 seconds max. (200 °C min.), Number of reflow process: 1 Exposure limit ^{Nete} : 7 days (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-1
Partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per one side of device)	_

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply two or more soldering methods (except partial heating) in combination.

🖬 6427525 DD63445 2TO 🔜

★

Table 11-2. Soldering Conditions for Types of Insert Mounting Device

µPD70108C-xx: 40-pin plastic DIP (600 mil)

Soldering method	Soldering condition				
Wave soldering (Only leads)	Solder temperature: 260 °C max., Time: 10 seconds max.				
Partial heating	Pin temperature: 260 °C max., Time: 10 seconds max.				

Caution Solder only the leads by means of wave soldering, and exercise care that the jetted solder does not come in contact with the package.

< **82**

🗰 6427525 OO63446 137 🛤