

# 82C931

# **Plug and Play Integrated Audio Controller**

#### 1.0 Features

- Integrated sound controller compatible with:
  - Sound Blaster Pro™
  - Ad Lib™
  - Microsoft<sup>®</sup> Windows<sup>™</sup> Sound System<sup>™</sup>
- Microsoft® PC-97 compliant
- Built-in high-quality 22 voice, 52 operator, OPTiFM™ music synthesizer with enhanced bass
- · Built-in 7-channel mixer: five stereo, two mono
- Built-in 16-bit sigma-delta stereo codec
- ISA Plug and Play Specification 1.0a compatible, supports a maximum of six logical devices:
  - Sound Blaster Pro, Windows Sound System, FM synthesis
  - MPU-401 MIDI interface
  - CD-ROM interface
  - Joystick/game port
  - Modem interface
  - 82C931 control
- Supports external serial EEPROM (optional)
- External modem chipset interface

- Full duplex operation: record and playback simultaneously using two 8- or 16-bit DMA channels
- Supports IMA ADPCM, µ-law, A-law decompression
- 8- or 16-bit stereo sound data up to 48KHz stereo
- Supports 16-bit Type F DMA playback, accelerates telephony-audio applications
- Digital joystick interface support, improves responsiveness (Microsoft SideWinder™)
- I<sup>2</sup>S serial interface supports Zoom Video Port, wavetable controller and modem chipset
- DirectSound<sup>™</sup> interface support
- · Power-down modes
- Silence mode to turn-off all audio functions
- Hardware and software volume control via push-button interface
- 100-pin PQFP (Plastic Quad Flat Pack)
- 100-pin TQFP (Thin Quad Flat Pack)

#### Figure 1-1 System Block Diagram



# PAGE(S) INTENTIONALLY BLANK



Page 2

912-3000-035 Revision: 2.1

📟 9004196 0001861 TT? 📟

# 82C931

#### 2.0 Overview

The OPTi 82C931 is a sin le-chip Plu -and-Pla audio s stem controller and codec that provides compatibilit with Sound Blaster Pro<sup>TM</sup>, Microsoft Windows Sound S stem<sup>TM</sup>, OPL3, and MPU-401 interfaces. The 82C931 interates a 16bit stereo si ma-delta codec and PC-97 compliant internal resource structure. This provides an effective audio solution for Windows 95 operatin s stems, DirectSound<sup>TM</sup>, and advanced audio applications.

The 82C931 provides front panel push-button volume control, external modem chip interface, serial EEPROM for further customizin , support for 16-bit T pe F DMA pla back and an  $l^2S$  serial interface to a Zoom Video Port, wavetable controller, or modem chipset.

The 82C931 includes the followin functions: ISA bus interface, Sound Blaster Pro-compatible Di ital Audio Processor, MIDI interface, Windows Sound S stem interface, FM s nthesizer interface, 16-bit codec/mixer, ame port timer, and IDE CD-ROM interface. The device also includes dual DMA channels that support full duplex operation for simultaneous record and pla back, a silence mode, power-down modes, and software pro rammable interrupts. Fi ure 2-1 shows a functional block dia ram of the 82C931. Fi ure 2-2 shows the 82C931 data flow block dia ram.

The 82C931 Inte rated Audio Controller provides all of the functions and interfaces for Sound Blaster Pro-compatible and Microsoft Windows Sound S stem-compatible cards. The 82C931 is intended to provide an inte rated audio solution for business audio, educational/entertainment sound, and multimedia applications.

#### Figure 2-1 Functional Block Diagram

IOW# IOR# AEN RESET OSCI SA[15:0] SD[15:0] or SD[7:0] SDHOE+GPIO0	ISA Control CLK GEN WSS CONF REGS REGS	Digital Audio Processor	
DACK0#/1#/3# DACK5#/6# DRQ0/1/3	8/16-bit Type DMA Logic	FIFO <b>MIDI</b> UART	RXD
IRQ3/4/5/7/9/10/11/15	Interrupt	FIFO	TXD
GD[7:0]	Game Port Timer	OPTIFM	
OSCI OSCO MICL/R AUXL/R CDL/R LINEL/R OUTL/R MIXOUTL/R	16-bit Sigma-Delta Codec/Mixer	CD-ROM Interface	CA[2:0] IDECS1# IDECS3# CDOE# CDHOE# XIOR#
VOLUP VOLDWN	Volume Control		XIOW# RESET# IDEIRQ
SADI SADO SCLK FSYNC	I <sup>2</sup> S Serial Audio Port	Modem Interface	MODEMINT MODEMCS#



#### Figure 2-2 Data Flow Block Diagram

Note: There are four signals which are referenced by acronyms to make connections within the block diagram.

HCO = Host Capture Output HPO = Host Playback Output FMO = FM Output SI = Serial In SO = Serial Out



Page 4

## 3.0 Signal Definitions

### 3.1 Mode Selection

The 82C931 can be configured into two different modes:

- 931-MB Mode
  - Single-chip motherboard application with 16-bit DMA support to enhance telephony-audio application performance.
- 931-AD Mode
  - Single chip adaptor card with support for IDE CD-ROM and modem interfaces.

Pins 11 is used to select the desired mode of the 82C931 (as shown in Table 3-1). Table 3-2 details the features in both of these modes.

Table 3-1 Mode Selection

Pin 11	Mode
1	931-MB
0	931-AD

#### Table 3-2 Mode Features

Feature	931-MB	931-AD <sup>(4)</sup>
IDE CD Interface	No	Yes
IDE Interrupt Redirect	No	Yes
Modem Interface	No	Yes <sup>(1)</sup>
Volume Control	Yes <sup>(2)</sup>	Yes <sup>(2)</sup>
Serial Audio Port	Yes <sup>(3)</sup>	Yes
Internal OPTIFM	Yes	Yes
16-Bit DMA	Yes	No

- 1. Pins are shared between second Game Port and Modem interface.
- 2. Volume Control can be used when second Game Port is not used by others.
- 3. Pins are shared between second Game Port and Serial Audio port.
- 4. The IDE and modem resources are programmable in 931-AD mode (available in 931 silicon revision 1.1 only).

Some pins of the 82C931 take on different functions depending upon its configured mode. The following subsections give the pin assignment and definitions for both the 931-MB and 931-AD modes, respectively.

In addition to mode defined pins, the 82C931 has multiplexed pins. These pins are denoted with a plus (+) sign between signal names. Their definitions can also be found in the signal description tables.

Table 3-3 defines abbreviated terms that are used throughout this section.

Mnemonic	Description		
Analog	Analog-level compatible		
CMOS	CMOS-level compatible		
Ext	External		
G	Ground		
ł	Input		
Int	Internal		
I/O	Input/Output		
Mux	Multiplexer		
0	Output		
OD	Open drain		
Р	Power		
PD	Pull-down resistor		
PU	Pull-up resistor		
Smt	Schmitt-trigger		
TS	Tristate		
TTL	TTL-level compatible		

Table 3-3 Signal Definitions Legend



#### 3.2 931-MB Mode

Figure 3-1 931-MB Mode PQFP Pin Diagram\*



\* Pinout for TQFP Package is identical to pinout for PQFP Package.



Pin No.	Pin Name	Pin Type	Pin No.	Pin Name	Pin Type	Pin No.	Pin Name	Pin Type	Pin No.	Pin Name	Pin Type
1	AUXR	1	26	GD3+SCLK	1/O	51	AEN		76	SA4	
2	VREF1	0	27	GND	G	52	IRQ11	1/0	77	SA5	
3	AVCC	Р	28	GD4+VOLDN	1/0	53	IRQ10	1/0	78	SA6	
4	AGND	G	29	GD5+VOLUP	1/0	54	IRQ5	1/0	79	SA7	
5	AGND	G	30	GD6+SADO+VOLDWN	I/O	55	IRQ7	1/0	80	SA8	
6	AVCC	Р	31	GD7+SADI+VOLUP	1/0	56	IRQ9	1/0	81	SA9	
7	OSCI	t I	32	DRQ5	O-TS	57	GND	G	82	SA10	
8	OSCO	0	33	DRQ6	O-TS	58	VCC	Р	83	SA11	
9	RXD	I	34	RESET#	0	59	DRQ0	O-TS	84	RESET	
10	TXD	0	35	GPIO2+ROMCLK	I/O	60	DRQ1	O-TS	85	AGND	
11	GPIO1+MODE0	1/0	36	GPIO3+ROMDOUT	1/0	61	DRQ3	O-TS	86	VREF2	0
12	ROMCS+PNPEN	I/O	37	ROMDIN	1/0	62	SD0	1/0	87	AVCC	
	SD15	1/0	38	SA15	I	63	SD1	1/0	88	CINR	
		1/0	39	SA14	1	64	SD2	1/O	89	MIXOUTR	0
	SD13	I/O	40	GND	G	65	SD3	1/0	90	CINL	1
16	SD12	I/O	41	SA13	1	66	GND	G	91	MIXOUTL	0
		G	42	SA12		67	VCC	P	92	OUTL	0
18		Р	43	GPIO0+SDHOE	1/0	68	SD4	1/0	93	OUTR	0
19	SD11	1/O	ļ	+EXTROM#		69	SD5	1/0	94	AUXL	
20	SD10	1/0		DACK5#	1	70	SD6	1/0	95	CDL	
21	SD9	I/O		DACK6#		71	SD7	1/O	96	LINEL	
22	SD8	I/O		DACK0#		72	SA0	1	97	MICL	
23	GD0	1/0	47	DACK1#	<b>I</b>	73	SA1	I	98	MICR	
24	GD1	I/O	48		1	74	SA2		99	LINER	1
25	GD2+FSYNC	1/0	49			75	SA3		100	CDR	
				IOR#	1	75	SA3		100	CDR	

#### Table 3-4 931-MB Mode Numerical Pin Cross-Reference List

#### Table 3-5 931-MB Mode Alphabetical Pin Cross-Reference List

Pin Name	Pin No.	Pin Type	Pin Name	Pin No.	Pin Type	Pin Name	Pin No.	Pin Type	Pin Name	Pin No.	Pin Type
AEN	51		GD2+FSYNC	25	1/0	MICR	98		SA13	41	1
AGND	4	G	GD3+SCLK	26	1/0	MIXOUTL	91	0	SA14	39	
AGND	5	G	GD4+VOLDN	28	I/O	MIXOUTR	89	0	SA15	38	
AGND	85	G	GD5+VOLUP	29	I/O	OSCI	7	l	SD0	62	1/0
AUXL	94		GD6+SADO+VOLDWN	30	1/0	OSCO	8	0	SD1	63	1/0
AUXR	1	1	GD7+SADI+VOLUP	31	I/O	OUTL	92	0	SD2	64	1/0
AVCC	3	Р	GND	17	G	OUTR	93	0	SD3	65	1/0
AVCC	6	Р	GND	27	G	RESET	84	1	SD4	68	+
AVCC	87	Р	GND	40	G	RESET#	34	0	SD5	69	1/0
CDL	95	Ι	GND	57	G	ROMCS+PNPEN	12	1/0	SD6	70	1/0
CDR	100	1	GND	66	G	ROMDIN	37	1/0	SD7	71	1/0
CINL	90	I	GPIO0+SDHOE	43	I/O	RXD	9	1	SD8	22	1/0
CINR	88	I	+EXTROM#			SA0	72	1	SD9	21	1/0
DACK0#	46	1	GPIO1+MODE0	11	I/O	SA1	73		SD10	20	1/0
DACK1#	47	1	GPIO2+ROMCLK	35	I/O	SA2	74		SD11	19	1/0
DACK3#	48	I	GPIO3+ROMDOUT	36	I/O	SA3	75	1	SD12	16	-
DACK5#	44	1	IOW#	49	ι	SA4	76	1	SD13	15	
DACK6#	45	I	IOR#	50	I	SA5	77		SD14	14	1/0
DRQ0	59	O-TS	IRQ5	54	I/O	SA6	78		SD15	13	1/0
DRQ1	60	O-TS	IRQ7	55	I/O	SA7	79	1	TXD	10	0
DRQ3	61	O-TS	IRQ9	56	I/O	SA8	80	1	VCC	18	P
DRQ5	32	O-TS	IRQ10	53	1/0	SA9	81	1	VCC	58	
DRQ6	33	O-TS	IRQ11	52	1/0	SA10	82	1	VCC	67	P
GD0	23	1/0	LINEL	96	I	SA11	83	1	VREF1	2	0
GD1	24	1/0	LINER	99	I.	SA12	42		VREF2	86	0
	··	•	MICL	97	1	L		L		00	

912-3000-035 Revision: 2.1



#### 3.2.1 931-MB Mode Signal Descriptions

#### 3.2.1.1 ISA Bus Interface Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description
IOW#	49	I-TTL-Smt, 50KΩ PU	I/O Write Command
IOR#	50	I-TTL-Smt, 50KΩ PU	I/O Read Command
AEN	51	I-TTL-Smt	DMA Address Enable
RESET	84	I-TTL-Smt, 50KΩ PD	System Reset Input
SA[15:0]	38, 39, 41, 42, 83:72	I-TTL	System Address Bus Lines 15 through 0
SD[15:8]	13:16, 19:22	I/O-TTL (12mA)	System Data Bus Lines 15 through 8
SD[7:0]	71:68, 65:62	I/O-TTL (16mA)	System Data Bus Lines 7 through 0
DACK0# DACK1# DACK3#	46 47 48	I-TTL, 50KΩ PU	8-Bit DMA Acknowledge Bits 0, 1, and 3
DRQ0 DRQ1 DRQ3	59 60 61	O-TS (12mA), 50KΩ PD	8-Bit DMA Request Bits 0, 1, and 3
DACK5# DACK6#	44 45	I-TTL	16-Bit DMA Acknowledge Bits 5 and 6
DRQ5 DRQ6	32 33	O-TS (12mA)	16-Bit DMA Request Bits 5 and 6
IRQ5 IRQ7 IRQ9 IRQ10 IRQ11	54 55 56 53 52	OD-I/O-TTL (12mA)	<i>Interrupt Request Bits 5, 7, and 9 through 11:</i> IRQ7 and IRQ9-11 are bidirectional for WSS auto interrupt determination.

#### 3.2.1.2 MIDI Interface Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description
RXD	9	I-TTL-Smt	Receive Data from 32KBaud MIDI UART Port
TXD	10	O (20mA)	Transmit Data to 32KBaud MIDI UART Port



#### 931-MB Mode Signal Descriptions (cont.)

## 3.2.1.3 Configuration and External PnP EEPROM Interface Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description
ROMCS	12	I/O-TTL, PU	External Serial EEPROM Chip Select
PNPEN		(8mA)	<b>PNP Mode Enable Jumper Input:</b> Jumper setting is latched at reset power-on reset. This pin has an internal pull-up. Jumper pull-up: enable (default), pull-down: disable
GPIO1	11	I/O-TTL, PU	General Purpose Input/Output
MODE0		(8mA)	<i>931 Mode Configuration Bit 0:</i> This pin is used to configure the 82C931 in either the 931-MB or 931-AD mode (refer to Table 3-1). These settings are latched into the 82C931 at reset.
GPIO2	35	I/O-TTL, PD (12mA)	General Purpose Input/Output
ROMCLK			External Serial EEPROM Clock
GPIO3	36	I/O-TTL, PU (12mA)	General Purpose Input/Output
ROMDOUT			External Serial EEPROM Data Out
ROMDIN	37	I/O-TTL, PD (12mA)	<i>External Serial EEPROM Data In</i> EEPROM enable jumper input function is removed
RESET#	34	O (12mA)	Buffered Reset (active low)
GPIO0	43	I/O-TTL, PU	General Purpose I/O Bit 0
SDHOE		(8mA)	<i>SD[15:8] Buffer Output Enable:</i> Set MCIR19[7] = 1 to enable SDHOE function on this pin.
EXTROM			<b>External EEPROM enable jumper input:</b> jumper setting is latched at power-on reset. This pin has internal pull-up. Jumper pull-up: disable (default), pull-down: enable

#### 3.2.1.4 Game Port and Serial Audio Interface Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description	
GD7	31	I/O-CMOS-Smt	Game Port 2 Data Line 7	
SADI		(8mA)	Serial Audio Data Input	
VOLUP			<i>Volume Up:</i> Interface for push-button volume control. Used to increase volume. An external pull-up is required on this pin.	
GD6	30	(16mA)	Game Port 2 Data Line 6	
SADO			(16mA)	Serial Audio Data Output
VOLDWN			<i>Volume Down:</i> Interface for push-button volume control. Used to decrease volume. An external pull-up is required on this pin.	
GD5	29	I/O-CMOS (8mA)	<i>Game Port 1 Data Line 5</i> An External pull-up is required on this pin.	
VOLUP			Volume Up: Interface for push-button volume control. Used to increase volume. VOLUP on pin 29 is only available in rev. 1.1 silicon.	

#### 931-MB Mode Signal Descriptions (cont.)

#### 3.2.1.4 Game Port and Serial Audio Interface Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description
GD4	28	l/O-CMOS (8mA)	<i>Game Port 1 Data Line 4</i> An External pull-up is required on this pin.
VOLDN			<i>Volume Down:</i> Interface for push-button volume control. Used to decrease volume. VOLDN on pin 28 is only available in rev. 1.1 silicon.
GD3	26	I/O-CMOS (8mA)	Game Port 2 Data Line 3
SCLK			Serial Audio Clock
GD2	25	I/O-CMOS	Game Port 2 Data Line 2
FSYNC		(8mA)	Serial Audio Synchronization
GD1	24	I/O-CMOS (8mA)	Game Port 1 Data Line 1
GD0	23	I/O-CMOS (8mA)	Game Port 1 Data Line 0

#### 3.2.1.5 Codec/Mixer Interface Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description
MICL	97	I-Analog	Microphone Input Left
MICR	98	I-Analog	Microphone Input Right
LINEL	96	I-Analog	Line Input Left
LINER	99	I-Analog	Line Input Right
CDL	95	I-Analog	CD Input Left
CDR	100	I-Analog	CD Input Right
AUXL	94	I-Analog	Auxiliary Input Left
AUXR	1	I-Analog	Auxiliary Input Right
OUTL	92	O-Analog	Output Left
OUTR	93	O-Analog	Output Right
MIXOUTL	91	O-Analog	Mixer Output Left
MIXOUTR	89	O-Analog	Mixer Output Right
CINL	90	I-Analog	ADC Filter Pin Left
CINR	88	l-Analog	ADC Filter Pin Right
VREF1	2	O-Analog	Analog Common: Normally connected to AGND with a $0.1\mu$ F ceramic capacitor in parallel with a $10\mu$ F electrolytic capacitor.
VREF2	86	O-Analog	<b>Voltage Reference:</b> Nominal 1.85V reference available externally. Not meant for current sourcing or sinking. Normally connected to AGND with a $0.1\mu$ F ceramic capacitor in parallel with a $10\mu$ F electrolytic capacitor.



Page 10

#### 931-MB Mode Signal Descriptions (cont.)

#### 3.2.1.5 Codec/Mixer Interface Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description
OSCI	7	I-Analog	<b>Oscillator Input:</b> A 14.318MHz crystal oscillator is to be connected across this pin and the OSCO pin.
OSCO	8	O-Analog	Oscillator Output: See OSCI.

#### 3.2.1.6 Power and Ground Pins

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description	
VCC	18, 58, 67	P	Power Connection	
GND	17, 27, 40, 57, 66	G	Ground Connection	
AVCC	3, 6, 87	Р	Analog Power Connection	····
AGND	4, 5, 85	G	Analog Ground Connection	



Page 11

912-3000-035 Revision: 2.1

----

#### 3.3 931-AD Mode





\* Pinout for TQFP Package is identical to pinout for PQFP Package.



Pin No.	Pin Name	Pin Type	Pin No.	Pin Name	Pin Type	Pin No.	Pin Name	Pin Type	Pin No.	Pin Name	Pin Type
1	AUXR	I	27	GND	G	50	IOR#	1	76	SA4	1/0
2	VREF1	0	28	GD4+VOLDN	1/O	51	AEN		77	SA5	1/0
3	AVCC	Р	29	GD5+VOLUP	I/O	52	IRQ11	1/0	78	SA6	1/0
4	AGND	G	30		1/0	53	IRQ10	1/0	79	SA7	1/0
5	AGND	G		VOLDWN		54	IRQ5	1/0	80	SA8	1/0
6	AVCC	Р	31	GD7+MODEMCS#+	I/O	55	IRQ7	1/0	81	SA9	1/0
7	OSCI	1		+MODEM#+VOLUP XIOR#		56	IRQ9	1/0	82	SA10	1/0
8	OSCO	0	<u> </u>	XIOR#	0	57	GND	G	83	SA11	1/0
9	RXD	1	34	RESET#	0	58	VCC	Р	84	RESET	1
10	TXD	0		CA2+ROMCLK+	0	59	DRQ0	O-TS	85	AGND	
_ 11	GPIO1+MODE0	1/0	35	IDEDIS#	1/0	60	DRQ1	O-TS	86	VREF2	0
12	ROMCS+PNPEN	I/O	36	CA1+ROMDOUT	1/0	61	DRQ3	O-TS	87	AVCC	
13	SA15	1/0	37	CA0+ROMDIN	1/0	62	SD0	1/0	88	CINR	
14	SA14	I/O	38	IDECS1#	0	63	SD1	1/0	89	MIXOUTR	0
15	SA13	1/0		IDECS3#	0	64	SD2	1/0	90	CINL	
16	SA12	1/0	40	GND	G	65	SD3	1/0	91	MIXOUTL	0
17	GND	G		IDEIRQ+GPIO2	1/0	66	GND	G	92	OUTL	0
18	VCC	Р		IRQ15+GPIO3	1/0	67	VCC	P	93	OUTR	0
19	SADI	1	43	GPIO0+EXTROM#	1/0	68	SD4	1/0	94	AUXL	1
20	SADO	0	44	CDOE#	0	69	SD5	1/0	95	CDL	
21	SCLK	1/0	45	CDHOE#	0	70	SD6	I/O	96	LINEL	1
22	FSYNC	1/O	46	DACK0#	ī	71	SD7	1/0	97	MICL	
23	GD0	1/0	47	DACK1#	-	72	SA0	I/O	98	MICR	
24	GD1	1/0	48		i	73	SA1	1/0	99	LINER	1
25		1/0	49			74	SA2	I/O	100	CDR	
26	GD3+1RQ4	1/0	L	1	· ·	75	SA3	I/O	<u> </u>	•	

·· --

#### Table 3-6 931-AD Mode Numerical Pin Cross-Reference List

#### Table 3-7 931-AD Mode Alphabetical Pin Cross-Reference List

Pin Name	Pin No.	Pin Type	Pin Name	Pin No.	Pin Type	Pin Name	Pin No.	Pin Type	Pin Name	Pin No.	Pin Type
AEN	51	1	GD0	23	1/0	IOR#	50		SA10	82	1/0
AGND	4	G	GD1	24	1/0	IOW#	49	1	SA11	83	1/0
AGND	5	G	GD2+IRQ3	25	1/0	LINEL	96	1	SA12	16	1/0
AGND	85	G	GD3+IRQ4	26	1/0	LINER	99	1	SA13	15	1/0
AUXL	94	ł	GD4+VOLDN	28	1/0	MICL	97	1	SA14	14	1/0
AUXR	1	I	GD5+VOLUP	29	1/0	MICR	98	1	SA15	13	1/0
AVCC	3	Р	GD6+MODEMINT	30	1/0	MIXOUTL	91	0	SADI	19	1
AVCC	6	Р	+VOLDWN			MIXOUTR	89	0	SADO	20	0
AVCC	87	Р	GD7+MODEMCS#+ +MODEM#+VOLUP	31	1/0	OSCI	7	1	SCLK	21	1/0
CA0+ROMDIN	37	I/O	GND			OSCO	8	0	SD0	62	1/0
CA1+ROMDOUT	36	1/0	GND	17	G	OUTL	92	0	SD1	63	1/0
CA2+ROMCLK+ IDEDIS#	35	I/O	GND	27 40	G	OUTR	93	0	SD2	64	1/0
CDHOE#	45	0	GND	57	G	RESET	84		SD3	65	1/0
CDL	95		GND	66	G	RESET#	34	0	SD4	68	1/0
CDOE#	44	0	GPIO0+EXTROM#	43	1/0	ROMCS+PNPEN	12	1/0	SD5	69	1/0
CDR	100		GPIO1+MODE0	11	1/0	RXD	9		SD6	70	1/0
CINL	90	<u> </u>	IDECS1#	38	0	SA0	72	1/O	SD7	71	1/0
CINB	88		IDECS3#	39	0	SA1	73	I/O	TXD	10	0
DACK0#	46	1	IDEIRQ+GPIO2	41	1/0	SA2	74	I/O	VCC	58	Р
DACK1#	47	1	IRQ5	54	1/0	SA3	75	I/O	VCC	18	Р
DACK3#	48		IRQ7	55	VO	SA4	76	I/O	VCC	67	P
DRQ0	59	0-TS	IRQ9	56		SA5	77	I/O	VREF1	2	0
DRQ1	60	0-TS	IRQ10	53	1/0	SA6	78	I/O	VREF2	86	0
DRQ3	61	0-TS	IRQ11	52	1/0	SA7	79	I/O	XIOR#	32	0
FSYNC	22	1/0	IRQ15+GPIO3	42	1/0	SA8	80	1/0	XIOW#	33	0
FSYNC	22	1/0		1 42	1/0	SA9	81	1/0	· · · · · · · · · · · · · · · · · · ·		·

912-3000-035 Revision: 2.1



## 3.3.1 931-AD Mode Signal Descriptions

#### 3.3.1.1 ISA Bus Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description
IOW#	49	I-TTL-Smt 50KΩ PU	I/O Write Command
IOR#	50	I-TTL-Smt 50KΩ PU	I/O Read Command
AEN	51	I-TTL-Smt	DMA Address Enable
RESET	84	I-TTL-Smt 50KΩ PD	System Reset Input
SA[15:0]	13:16, 83:72	I/O-TTL (12mA)	System Address Bus Lines 15 through 0
SD[7:0]	71:68, 65:62	I/O-TTL (16mA)	System Data Bus Lines 7 through 0
DACK0# DACK1# DACK3#	46, 47, 48	I-TTL 50KΩ PU	DMA Acknowledge Bits 0, 1, and 3
DRQ0 DRQ1 DRQ3	59 60 61	O-TS, 50KΩ PD (12mA)	DMA Request Bits 0, 1, and 3
GPIO0	43	I/O-TTL, PU	General Purpose I/O Bit 0
EXTROM#		(8mA)	<b>External EEPROM Enable Jumper Input:</b> Jumper setting is latched at reset time. (If pin 43 is pulled up, external EEPROM is enabled.)
IRQ5 IRQ7 IRQ9 IRQ10 IRQ11	54 55 56 53 52	OD, I/O-TTL (12mA)	<i>Interrupt Request Bits 5, 7, and 9 through 11:</i> IRQ7 and IRQ[9:11] are bidirectional for WSS auto interrupt determination
IRQ15	42	I/O-TTL	Interrupt Request Bit 15
GPIO3		(12mA)	General Purpose I/O Bit 1

#### 3.3.1.2 MIDI Interface Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description
RXD	9	I-TTL-Smt	Receive Data from 32KBaud MIDI UART Port
TXD	10	O (20mA)	Transmit Data to 32KBaud MIDI UART Port



----

#### 931-AD Mode Signal Descriptions (cont.)

## 3.3.1.3 Configuration, External PnP EEPROM, and IDE CD-ROM Interface Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description
ROMCS	12	I/O-TTL, PU (8mA)	External Serial EEPROM Chip Select
PNPEN			<b>PNP Mode Enable Jumper Input:</b> Jumper setting is latched at power- on reset. This pin has an internal pull-up. Jumper pull-up: enable (default), pull-down: disable.
GPIO1	11	I/O-TTL, PU	General Purpose I/O Bit 1
MODE0		(8mA)	<b>931 Mode Configuration Bit 0:</b> This pin is used to configure the 82C931 in either the 931-MB or 931-AD mode (refer to Table 3-1). These settings are latched into the 82C931 at reset.
CA2	35	I/O-TTL, PD	IDE CA2: Buffered SA2 for CD-ROM
ROMCLK		(12mA)	External Serial EEPROM Clock
IDEDIS#			<i>IDE Disable:</i> Jumper selection to disable IDE resource. No connect equals IDE enabled. Pull down equals IDE disabled. (Available in revision 1.1 silicon only.)
CA1	36	I/O-TTL, PD (12mA)	IDE CA1: Buffered SA1 for CD-ROM.
ROMDOUT			External Serial EEPROM Data Out
CA0	37	I/O-TTL, PD	IDE CA0: Buffered SA0 for CD-ROM.
ROMDIN		(12mA)	External Serial EEPROM Data In
IDECS1#	38	O-TTL (12mA)	<i>IDE CD-ROM Chip Select Bit 1:</i> CD-ROM chip select for address decode range 0170h through 0177h.
IDECS3#	39	O-TTL (12mA)	<i>IDE CD-ROM Chip Select Bit 3:</i> CD-ROM chip select for ISA address decode range 0376h through 0377h.
IDEIRQ	41	I/O-TTL (12mA)	<i>IDE CD-ROM Interrupt:</i> Interrupt input from IDE CD-ROM which redirect to IRQ5, 7, 9, 10, 11, 15 according to PNP logic.
GPIO2			General Purpose I/O Bit 2
RESET#	34	O (12mA)	Buffered Reset (active low)
CDOE#	44	O-TTL (8mA)	CD Output Enable: Enables low-order [7:0] of the CD data buffer.
CDHOE#	45	O-TTL (8mA)	CD High Output Enable: Enables high-order [15:8] of CD data buffer.
XIOR#	32	O-TTL (12mA)	IDE Buffered IOR#
XIOW#	33	O-TTL (12mA)	IDE Buffered IOW#

----

\_



- -

\_\_\_\_

#### 931-AD Mode Signal Descriptions (cont.)

## 3.3.1.4 Game Port and Modem Interface Signals

Signal Name	Pin No.	Signal Type (Drive)	Signal Description
GD7	31	I/O-CMOS-Smt	Game Port 2 Data Line 7
MODEMCS#		(8mA)	Modem Chip Select: Output to external modem chip select pin.
MODEM#			<i>Modem Interface Enable Jumper Input:</i> Jumper setting is latched at power-on reset. Jumper pull-up: disable (default), pull-down: enable. An external pull-up is required on this pin.
VOLUP			Volume Up: Interface for push-button volume control. Used to increase volume.
GD6	30	I/O-CMOS-Smt	Game Port 2 Data Line 6
MODEMINT		(8mA)	Modem Interrupt: Interrupt signal from external modem.
VOLDWN	_		<i>Volume Down:</i> Interface for push-button volume control. Used to decrease volume. An external pull-up is required on this pin.
GD5	29	29 I/O-CMOS (8mA)	<i>Game Port 1 Data Line 5</i> An external pull-up is required on this pin.
VOLUP			<i>Volume Up:</i> Interface for push-button volume control. Used to increase volume. VOLUP on pin 29 is only available in rev. 1.1 silicon.
GD4	28	I/O-CMOS (8mA)	<i>Game Port 1 Data Line 4</i> An external pull-up is required on this pin.
VOLDN			<i>Volume Down:</i> Interface for push-button volume control. Used to decrease volume. VOLDN on pin 28 is only available in rev. 1.1 silicon.
GD3	26	I/O-CMOS	Game Port 2 Data Line 3
IRQ4		(8mA)	Interrupt Request Bit 4
GD2	25	I/O-CMOS	Game Port 2 Data Line 2
IRQ3		(8mA)	Interrupt Request Bit 3
GD1	24	I/O-CMOS (8mA)	Game Port 1 Data Line 1
GD0	23	I/O-CMOS (8mA)	Game Port 1 Data Line 0

#### 3.3.1.5 Codec/Mixer Interface Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description	
MICL	97	I-Analog	Microphone Input Left	
MICR	98	I-Analog	Microphone Input Right	
LINEL	96	I-Analog	Line Input Left	
LINER	99	I-Analog	Line Input Right	· · · · · · · · · · · · · · · · · · ·
CDL	95	I-Analog	CD Input Left	
CDR	100	I-Analog	CD Input Right	



Page 16

#### 931-AD Mode Signal Descriptions (cont.)

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description
AUXL	94	I-Analog	Auxiliary Input Left
AUXR	1	I-Analog	Auxiliary Input Right
OUTL	92	O-Analog	Output Left
OUTR	93	O-Analog	Output Right
MIXOUTL	91	O-Analog	Mixer Output Left
MIXOUTR	89	O-Analog	Mixer Output Right
CINL	90	I-Analog	ADC Filter Pin Left
CINR	88	I-Analog	ADC Filter Pin Right
VREF1	2	O-Analog	Analog Common: Normally connected to AGND with a $0.1\mu$ F ceramic capacitor in parallel with a $10\mu$ F electrolytic capacitor.
VREF2	86	O-Analog	<b>Voltage Reference:</b> Nominal 1.85V reference available externall y. Not meant for current sourcing or sinking. Normally connected to AVS with a $0.1\mu$ F ceramic capacitor in parallel with a $10\mu$ F electrolytic capacitor.
OSCI	7	I-Analog	<b>Oscillator Input:</b> A 14.318MHz crystal oscillator is to be connected across this pin and the OSCO pin.
OSCO	8	O-Analog	Oscillator Output: See OSCI.

# 3.3.1.5 Codec/Mixer Interface Signals (cont.)

#### 3.3.1.6 Serial Audio Interface Signals

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description	
SADI	19	I-TTL	Serial Audio Data Input	
SADO	20	O-TTL	Serial Audio Data Output	
SCLK	21	I/O-TTL	Serial Audio Clock	
FSYNC	22	I/O-TTL	Serial Audio Synchronization	

#### 3.3.1.7 Power and Ground Pins

Signal Name	Pin No.	Signal/Pin Type (Drive)	Signal Description	
VCC	18, 58, 67	Р	Power Connection	
GND	17, 27, 40, 57, 66	G	Ground Connection	
AVCC	3, 6, 87	Р	Analog Power Connection	- <u></u>
AGND	4, 5, 85	G	Analog Ground Connection	· · · · · · · · · · · · · · · · · · ·

912-3000-035 Revision: 2.1

# PAGE(S) INTENTIONALLY BLANK

----



-----

-----

912-3000-035 Revision: 2.1 -----

9004196 0001877 364 📖

\_ -

## 4.0 Functional Description

The 82C931 is an optimized sin le chip solution with built-in Plu -and-Pla functions, built-in FM s nthesizer and 16-bit Si ma-Delta Codec to provide all of the features needed to create the followin sound characteristics and applications:

- 16-bit sound ualit Sound Blaster Pro and Windows Sound S stem compatible card
- 22 voice FM s nthesis
- 16-bit CD- ualit di ital wave audio up to 44.1KHz stereo
- Game port
- MPU-401 MIDI interface
- Wavetable s nthesis up rade

The followin sub-sections will discuss these built-in functions in detail.

#### 4.1 Plug and Play

The OPTi 82C931 supports the ISA Plu and Pla PnP Specification 1.0a. After power-up, the 82C931 is isolated from other PnP cards in the host s stem b the s stem software. With this mechanism, the I/O address, IRQ and DMA usa e of the 82C931 can be confi ured b the s stem accordin to the free resources available. As a result, the chance of ettin a resource conflict is minimized.

The PnP function is disabled b pullin pin 12 PNPEN of the 82C931 low at power-up; otherwise the 82C931 will operate in PnP mode. A PnP confi uration se uence is carried out b either the s stem BIOS supportin PnP or Confi uration Mana er software of the operatin s stem. It is used to map the various functional blocks lo ical devices within the 82C931 into the host s stem address space as well as to confi ure the DMA and IRQ channels. The confi uration se uence occurs as follows:

- 1. The 82C931 is isolated from the s stem.
- 2. A uni ue indentifier handle is pro rammed into the 82C931 and the resource data is read.
- 3. After the resource re uirement and capabilities are determined, the handle is used to assi n conflict-free resources b pro rammin the appropriate information into the 82C931 confi uration re isters a lo ical device at a time
- After the confi uration re isters are pro rammed, the 82C931 leaves the confi uration mode and each lo ical device is activated individuall. The bus interface of each lo ical device is then enabled.

The 82C931 supports the followin lo ical devices:

- IDE CD-ROM interface
- Windows Sound S stem
- · FM s nthesis
- Sound Blaster Pro
- Game Port

📕 9004196 0001878 2TO 📰

- MPU-401 MIDI interface
- Modern interface
- 82C931 Master Control

#### 4.2 16-Bit Codec/Mixer

#### 4.2.1 Codec

Figure 4-1

Features of the built-in 16-bit stereo sigma-delta codec include:

- Sigma-delta stereo ADC with 128X over-sampling
- Sigma-delta stereo DAC with 128X over-sampling
- On-chip 8X Interpolation Filter
- On-chip analog post filter
- Single-ended input and output
- Sampling rate of 5KHz to 48KHz

The codec serial interface provides a means to read and write 16-bit stereo data from the ADC or to the DAC respectively. The interface (as shown in Figure 4-1) consists of the following lines:

- DAC[15:0] to write to the DAC 16-bit input
- ADC[15:0] to read the ADC 16-bit output

- L/R to select between the left and right channels for both the ADC and DAC data.
- MCLK This internal master clock signal is synthesized by the frequency synthesizer from the crystal reference of 14.318MHz. One of 236 frequencies may be selected through the 8-bit FSEL line. MCLK is not active when the frequency synthesizer is powered down. The frequency of MCLK is 256 times the sampling frequency.

The DAC left/right 16-bit input data are multiplexed onto DAC[15:0] and fed into the codec. The L/R signal qualifies the data. The period of L/R is equal to that of the codec sampling frequency. One set of left/right 16-bit input data to the DAC is sent every L/R cycle. When L/R is low, the data on DAC[15:0] is meant for the left channel; when L/R is high, the data is meant for the right channel. This means that the DAC treats data packets L1 and R1 as belonging to the same sampling instance; while L2 and R2 are data for the next sampling instance.

The ADC left/right 16-bit output data are similarly multiplexed onto the ADC[15:0] bus.





#### 4.2.2 Mixer

The built-in mixer mixes two mono microphone level inputs (MICL/R) and five stereo analog line level input sources (LINEL/R, CDL/R, AUXL/R, FML/R, and DACL/R) with individual mixer programmable gain and mute control. The DACL/R stereo analog inputs are routed to a programmable circuit with 1.5dB steps (total of 32 levels). Internal amplifiers with a programmable 20dB gain block are provided for the MIC input (only). The remaining stereo analog inputs are routed to a programmable gain circuit which can be programmed in 3dB steps (total of 16 levels). Also, internal amplifiers with a programmable 20dB gain block are provided. Level changes only take effect on zero crossings to minimize audible artifacts. AC coupling is mandatory for

these inputs since any DC offset on the input will be amplified.

MIXOUTL (mixer record output left) must be connected to CINL (codec analog input left) with a ceramic capacitor. MIX-OUTR (mixer record output right) must be connected to CINR (codec analog input right) with a ceramic capacitor. MIX-OUT/R are routed via gain control (1.5dB steps: total of 16 levels). Analog output OUTL/R are routed via a master volume control which provides 0db to 94.5db of attenuation, adjustable in 3dB steps. The Codec Indirect Registers used for programming the various functions/gain levels for the mixer. For details regarding these registers, refer to Table 5-10 and Table 5-11 in the Register Section. Figure 4-2 shows a functional block diagram of the mixer.



#### 4.3 Frequency Synthesizer

The Frequency Synthesizer (FS) block generates the codec sampling clock from a reference crystal oscillator of 14.318MHz. The output frequency of the FA is equal to 256 times fs (where fs = codec sampling frequency).

One of the 236 frequencies may be generated by the FS. The selection of the FS output frequency is done via programming eight register bits in the Digital Audio Processor Write Command/Data (40h/FSEL[7:0]).

Table 4-1 gives the Frequency Selection, where the FSEL[7:0] address is given in decimal equivalent. FOUTactual is the FS output frequency for a given FSEL code and %error gives the difference between the FOUT-actual and the target FOUT-spec.

Shaded table entries refer to the 14 critical samplin g frequencies. The error for these frequencies fall within ±0.15%.

Table	4-1 FS (	Output	Frequencie	S							
FSEL	FOUT-actual (Hz)	FSEL	FOUT-actual (Hz)	FSEL	FOUT-actual (Hz)	FSEL	FOUT-actual (Hz)	FSEL	FOUT-actual (Hz)	FSEL	FOUT-actual (Hz)
0	3909.064	43	4713.176	86	5887.335	129	7877.421	172	11910.952	215	24394.863
1	3924.890	44	4716.962	87	5915.640	130	7935.969	173	12046.394	216	24989.860
2	3938.710	45	4739.804	88	5949.967	131	7989.955	174	12189.804	217	25634,440
3	3947.978	46	4759.973	89	5992.466	132	8066.782	175	12356.559	218	26303.566
4	3951.554	47	4783.460	90	6023.197	133	8129.315	176	12494.931	219	27446.976
5	3957.289	48	4806.457	91	6059.049	134	8196.592	177	12663.325	220	27703.490
6	3994.978	49	4833.430	92	6101.420	135	8262.340	178	12817.220	221	28566.238
7	4030.968	50	4847.240	93	6138.624	136	8329.953	179	12983.677	222	29417.563
8	4033.391	51	4877.589	94	6168.715	137	8389.453	180	13159.926	223	30295.247
9	4047.543	52	4906.113	95	6214.410	138	8474.195	181	13332.077	224	31254.825
10	4067.614	53	4934.972	96	6260.786	139	8544.813	182	13511.104	225	32007.953
11	4084.752	54	4955.795	97	6292.090	140	8636.202	183	13697.066	226	33080.364
12	4092.416	55	4971.528	98	6331.663	141	8691.776	184	13866.865	227	34502.080
13	4112.477	56	4993.722	99	6377.947	142	8773.284	185	14099.921	228	35691.971
14	4131.170	57	5019.331	100	6408.610	143	8849.634	186	14286.387	229	37053.418
15	4142.940	58	5049.208	101	6453.425	144	8924.950	187	14487.810	230	38003.505
16	4164.977	59	5084.517	102	6491.839	145	9005.628	188	14703.165	231	40005.262
17	4178.655	60	5115.520	103	6544.963	146	9088.574	189	14914.583	232	41693.039
18	4209.761	61	5126.888	104	6579.963	147	9175.964	190	15147.624	233	44098.407
19	4221.108	62	5151.419	105	6615.339	148	9219.179	191	15380.664	234	45495.044
20	4237.097	63	5178.675	106	6670.513	149	9321.614	192	15627.413	235	48006.315
21	4255.520	64	5202.762	107	6711.562	150	9433.923	193	15871.938	10400	
22	4276.976	65	5243.408	108	6750.135	151	9519.947	194	16018.697		
23	4302.284	66	5268.739	109	6802.259	152	9599.872	195	16379.408		
24	4302.284	67	5290.646	110	6848.533	153	9710.015	196	16665.917		
25	4327.892	68	5326.637	111	6895.441	154	9805.854	197	16948.390		
26	4350.087	69	5346.220	112	6935.281	155	9904.215	198	17244.987		
27	4369.507	70	5377.855	113	6991.211	156	10025.133	199	17537.275		
28	4386.642	71	5412.550	114	7049.961	157	10098.416	200	17839.642		
29	4415.502	72	5437.608	115	7089.679	158	10209.387	201	18177.148		
30	4433.451	73	5456.555	116	7139.960	159	10302.837	202	18511.939		
31	4448.952	74	5493.094	117	7190.960	160	10418.275	203	18905.810		
32	4462.475	75	5514.194	118	7250.145	161	10532.214	204	19225.830		
33	4488.185	76	5519.377	119	7295.177	162	10634.518	205	19617.129		
34	4500.090	77	5523.920	120	7359.169	163	10755.709	206	20034.515		
35	4523.725	78	5592.969	121	7402.459	164	10875.217	207	20418.775		
36	4544.287	79	5668.549	122	7457.292	165	10986.188	208	20836.550		
37	4565.689	80	5680.359	123	7512.943	166	11028.389	209	21286.672		
38	4584.401	81	5720.082	124	7573.812	167	11263.617	210	21750.434		
39	4601.810	82	5746.201	125	7626.775	168	11360.718	211	22049.203		
40	4605.974	83	5785.830	126	7690.332	169	11485.561	212	22721.435		
41	4609.590	84	5804.024	127	7752.630	170	11616.166	212	23238.391		
42	4660.807	85	5843.400	128	7813.706	171	11774.671	214	23821.904		



Page 22

#### 4.4 16-Bit Type F DMA Playback

The 82C931 supports the Type F DMA playback.

#### 4.5 Modem Interface

The 82C931 includes the modem as a PnP logical device, as well as interface pins to connect to a modem chipset. When PnP is activated (931-AD Mode), the 82C931 provides the resource configuration for the modem chipset, such as the I/O address range and interrupt level.

The modem interface pins include pin 31 (MODEMCS#), pin 30 (MODEMINT), pin 25 (IRQ3), and pin 26 (IRQ4). To use the modem interface, pin 31 (MODEM#) must be pulled low. If a modem is connected with the 82C931, the joystick port will provide support for one joystick only.

#### 4.6 Push Button Volume Control

In silicon revision 1.0, two pins of the joystick interface can be used as volume control push-buttons (pin 30 as volume down, and pin 31 as volume up) so that the speaker volume can be controlled through front panel buttons in desktop or notebook PCs. Appropriate software drivers are needed to enable this feature.

When the volume control feature is enabled, only one joystick will be supported by the joystick port.

In silicon revision 1.1, the volume pins are additionally available in pins 28 and 29, as shown:

pin#31 & 29	Volume up

pin#30 & 28 Volume down

These two pins are active-low, edge-triggering and pulled up internally. When the button is pressed and the corresponding pin is activated, the register bits MCIR16[5:4] are set accordingly. The software drivers poll these two bits periodically. The scheme is as follows:

Buttons	MCIR[5:4] (BUTUP:BUTDN)	Action required for the driver
Press UP button	10	increase the volume by one step
Press Down button	01	decrease the volume by one step
Press both Up & Down button	11	mute

The register bits MCIR[5:4] will be cleared automatically after they are read by the driver.

#### 4.7 External Serial EEPROM

The 82C931 has the resource data and serial identifier required by the PnP specification stored internally. If an OEM

customer wants to use a different resource data and serial identifier to customize their application, an external EEPROM can be used. To use an external EEPROM, pin 43 (EXTROM#) must be pulled low. This enables the resource data and serial identifier to be read from the external EEPROM instead of the 82C931's internal storage.

The 82C931 provides a serial EEPROM interface that is compatible with devices from a number of vendors. A 512- byte EEPROM is sufficient for information required by PnP. Pin 35 of the 82C931 provides the data clock for the EEPROM. Pin 36 provides data to the EEPROM, while pin 37 gets input from the EEPROM.

#### 4.8 Serial Audio Interface

When the 82C931 is implemented in MB mode, the SAIO connector is coming from pins 25, 26, 30 and 31.

	931-MB mode (no pull-down at pin#11)	931-AD mode (pull-down at pin#11)
SCLK	pin#26	pin#21
FSYNC (LRCLK)	pin#25	pin#22
SADI	pin#31	pin#19
SADO	pin#30	pin#20

The 82C931's serial audio interface supports the following formats:

- I<sup>2</sup>S-justified format (ZV port) and its variations.
- Sony format (short right-justified format, used by OPTi's wavetable chip and the Philips TDA1311AT DAC).
- AT&T PCM codec T7525 compatible16-bit mono format.

Please refer to sections 4.8.6, ZV-Port I2S, 4.8.7, Advanced Precision General Purpose Serial Port, 4.8.8, TDA1311 Stereo Continuous Calibration, for the respective timing diagrams.

#### 4.8.1 I<sup>2</sup>S-justified format and its variations

In the I<sup>2</sup>S-justified format (ZV-port), LRCLK is low for the left channel, and high for the right channel. The left-channel MSB is left-justified to the high-to-low LRCLK transition with a single SCLK delay. SDATA could be SADI when the 931 is in receive mode, and SADO when the 931 is in transmit mode. The LRCLK period is programmable with a minimum of 32 SCLKs (MC22[4]). The following example assumes LRCLK period is greater than 32 SCLKs. Please note that in ZV port, there is one more signal MCLK defined but this is not needed for the 931.



Page 23

To program the 931 in the I<sup>2</sup>S-justified mode, the MC22 and MC21 registers need to be set. The relevant MC22 and MC21 bit definitions are shown below for reference.

I<sup>2</sup>S-justified mode (ZV-port): MC22[7:0] = "00110001" (31H). MC21[7:0] = "10000010" (82H).

There are other I<sup>2</sup>S variations: left-justified and right-justified.

For the left-justified, LRCLK is high for the left channel, and low for the right channel. The MSB is left-justified to an LRCLK transition, with zero SCLK delay.

> MC22[7:0] = "00110100" (34H).MC21[7:0] = "10000010" (82H).

For the right-justified, LRCLK is high for the left channel, and low for the right channel. The MSB is delayed from an LRCLK transition, the LSB will be right-justified to the next LRCLK transition.

> MC22[7:0] = "00010100" (14H). MC21[7:0] = "10000010" (82H).

#### Sonv format<sup>1</sup> 4.8.2

This data format is essentially the same as the I<sup>2</sup>S right-justified format. Normally there are only 32 SCLKs in a LRCLK period. The LRCLK is high for the left channel, and low for the right channel. The MSB comes in first. To set up the 931 in Sony format:

MC22[7:0] = "00000100" (04H). MC21[7:0] = "10000010" (82H).

#### AT&T PCM codec T7525 compatible 16-bit 4.8.3 mono format

The 931 supports the T7525 receive timing - word format with positive FSYNC. The benefit is that the 931's secondary DAC

could be used to save a T7525 as the voice codec in
modem/audio combo solution. To program the 931 in T7525
mode:

MC22[7:0] = "00110010" (32H) MC21[7:0] = "10000010" (82H)

In short summary:

	l <sup>2</sup> S- justified	left- justified	right- justified	Sony format	T7525 format
MC22[7:0]	31H*	34H*	14H*	04H*	32H
MC22[7:0]		<u> </u>	82H		L

\* The MC22[4] bit setting may vary, depending on the LRCLK period (32 SCLK or more).

#### Testing I<sup>2</sup>S format (ZV port) with Audio Pre-4.8.4 cision machine

The Audio Precision machine system two 2322 has a serial audio data port that can generate a test tone in the I<sup>2</sup>S format with programmable FSYNC, ranging from 24KHz to 48KHz. The 931 was tested with AP machine in various test tones: 256Hz, 1KHz and 3KHz in both sine wave and square wave with FSYNC = 48KHz.

To test out the feature, the AP machine is hooked up with the 931 with appropriate connections (AP's pin#6, 12, 14 are SDATA, SCLK and FSYNC, respectively). The next step is to setup the MC22 to "31H" and MC21 to "82H". Then the test tone could be heard from the speaker connected to the 931. Please note that there might be some noise in the speaker. This is due to unshielded cable used to connect the serial audio interface. Shielding the cable would help improve the audio quality.

I.8.5 Relev	ant MC regist	ter settings					
MC22 Serial A	udio format c	ontrol register (F	R/W)				Default: 00h
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Reset ASIO	ASIO test enable	First16-bit	CLK32	SCLK Polarity	FSYNC Polarity	Puise Mode	I <sup>2</sup> S Mode

First16-bit: Specifies where the data is located in the LRCLK period Bit 5 0:

data located at the last 16 bits of the left/right channel in an LRCLK period

data located at the first 16 (or 17) bit of the left/right channel in an LRCLK period

CLK32: Specifies the number of SCLKs per LRCLK period, used only in delay-mode or pulse-mode ASIO Bit 4

0: 32 SCLK per LRCLK period

1: more than 32 SCLK per LRCLK period

1. Short right-justified format, used by OPTi's wavetable chip and the Philips TDA1311AT DAC.



1:

Bit 3 SCLK polarity:

1:

- 0: SDATA and LRCLK change at the rising edge of SCLK
- 1: SDATA and LRCLK change at the falling edge of SCLK

Bit 2 FSYNC (LRCLK) polarity:

- 0: LRCLK is LOW for the left channel, HIGH for the right channel
- LRCLK is HIGH for the left channel, LOW for the right channel 1:
- Pulse mode: Used for AT&T T7525 codec or CS8412 DSP data format Bit 1 0:
  - Pulse mode disabled
  - Pulse mode enabled, used for AT&T T7525 or CS8412 data format

Bit 0 I<sup>2</sup>S mode: MSB delay mode

- 0: Zero SCLK delay from an LRCLK transition to MSB data 1:
  - One SCLK delay from an LRCLK transition to MSB data

MC21 Serial A	Audio selection	control registe	er (R/W)				Default: 00h
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
CTL_SEL[1:0]		P2S_SEL[1:0]		SPCDSEL	ADCSEL	FDACSEL	DACSEL

bit [7:6] CTL\_SEL[1:0]: ASIO shift clock selection

00/11: Use the shift clock from internal FS

- 01: Use FM timing
- 10: Use external SCLK
- bit 1 FDACSEL: selects the data source to the FDAC
  - FDAC takes FM data 0: 1:
    - FDAC takes SADI (if SPCDSEL=0) or second DMA playback data (if SPCDSEL=1)

#### ZV-Port I<sup>2</sup>S 4.8.6

#### 4.8.6.1 LRCLK

This signal determines which audio channel (left/right) is currently being input on the audio Serial Data input line. LRCLK is low to indicate the left channel and high to indicate the right channel. Typical frequency values for this signal are 48KHz, 44.1KHz, 32KHz, and 22KHz.

#### 4.8.6.2 SDATA

This signal is the digital PCM signal that carries the audio information. Digital audio data is transferred using the I<sup>2</sup>S format.

#### I<sup>2</sup>S Format

The  $\mathsf{I}^2\mathsf{S}$  format is shown below. The digital audio data is left channel-MSB justified to the high-to-low going edge of the LRCLK plus one SCLK delay.

Figure 4-	I <sup>2</sup> S Format
LRCLK	Left Channel Right Channel
SCLK	
SDATA	///15141312111098765432101514131211109876543210////////



4.8.6.3 SCLK

This signal is the serial digital audio PCM clock.

#### 4.8.6.4 MCLK

This signal is the Master clock for the digital audio. MCLK is asynchronous to LRCLK, SDATA and SCLK.

The MCLK must be either 256x or 384x the desired Input Word Rate (IWR). IWR is the frequency at which words for each channel are input to the DAC and is equal to the LRCLK frequency. The following table illustrates several standard audio word rates and the required MCLK and LRCLK frequencies. Typically, most devices operate with 384fx master clock.

The ZV Port audio DAC should support an MCLK frequency of 384fs. This results in the frequencies shown below.

LRCLK (KHz) Sample Frequency	SCLK (MHz) 32xfs	MCLK (MHz) 384x
22	0.704	8.448
32	1.0240	12.2880
44.1	1.4112	16.9344
48	1.5360	18.4320

#### 4.8.7 Advanced Precision General Purpose Serial Port

The 15-pin "D-sub" connector on the rear panel provides all input and output signals for a general purpose serial input.output port, plus DSP-program specific input and output pins which may be used in certain DSP (.AZ2) programs. The pinout of the connector is detailed below. All inputs are TTL level compatible CMOS. All outputs are CMOS isolated by  $50\Omega$  series resistors and rise time limiting networks.

Pin	Function	Pin	Function
1	Ground	9	Serial Input Master Clock (input)
2	+5V (tied to unused inputs high)	10	Serial Input Bit Clock (input)
3	Auxiliary Input (DSP program specific)	11	Auxiliary Output (DSP program specific)
4	Ground	12	Serial Output Bit Clock (output)
5	Ground	13	Serial Input Data (input)
6	Serial Output Data (output)	14	Serial Output Frame Sync (output)
7	Ground	15	Serial Input Frame Sync (input)
8	Ground		

#### Figure 4-4 General Purpose Serial Port, Timing Relationships



- 1. FRAME SYNC INPUT SETUP TIME (from falling edge, las bit clock previous subframe) 30nS minimum
- 2. FRAME SYNC INPUT SETUP TIME (to falling edge, first bit clock of present subframe) 30nS minimum
- 3. DATA INPUT SETUP TIME (to bit clock falling edge) 30nS minimum
- 4. DATA INPUT HOLD TIME (from bit clock falling edge) 45nS minimum











# PAGE(S) INTENTIONALLY BLANK

· · · · -



----

912-3000-035 Revision: 2.1 ----

■ 9004196 0001887 203 **■** 

# 82C931

## 5.0 Register Descriptions

#### 5.1 I/O Base Addresses

Table 5-1 lists the I/O base address re isters of the 82C931. These base addresses are pro rammable, which assists in avoidin possible I/O port conflicts amon different devices.

The confi uration re isters, called MC Indirect Re isters, located via MCBase control most functions of the 82C931. An indirect addressin scheme is used to access the MC Indirect Re isters.

The MC address 0E0Eh-0EFEh and data 0E0Fh-0FFFh I/O port addresses are full pro rammable. The onl fixed I/O port used b the 82C931 is at 0F8Dh.

The remainin  $\,$  I/O base address re isters are accessed b the same t pe of indexin  $\,$  scheme as MCBase  $\,$  CPU Direct I/O R/W .

Table 5-2 ives the relister map of the 82C931.

#### 5.2 MCBase Register

MCBase is the Direct MC base address re ister which controls access to the MC Indirect Re isters MCIR1-23. MCIR1-23 control most of the basic functions of the 82C931 i.e., CD-ROM select, base decode address select, etc. .

To avoid possible conflict of I/O ports with different devices, the 82C931 uses a uni ue indirect addressin scheme with the base addresses bein pro rammable. Under this desi n scheme, the onl fixed I/O port used b 82C931 is at 0F8Dh. The MC address and data I/O port addresses are full prorammable, from 0E0Eh-0EFEh address port and 0E0Fh-0FFFh data port. To access the MC re isters:

- 1 All MC re isters in 82C931 are password protected. To read or write into the MC re isters, the password E4h must be written into I/O Port 0F8Dh before accessin the address or data port.
- 2 The address and data access port address can be full pro rammable b writin the desired base address selection into I/O port 0F8Dh bit 4 to bit 0, [b4..b0]. The port address can be read as '111b4, b3..b0, 1110' for the address port and '111b4, b3..b0, 1111' for the data port. Therefore, the possible address and data access ports can be an one from 0E0Eh-0FFEh address port and 0E0Fh-0FFFh data port.

Table 5-1	82C931 I/O Base Addresses						
Base Register	Function	Address Selections					
MCBase	Confi uration	0F8D; 0E0[EF] to 0FF[EF]					
SBBase	Di ital Audio Processor	220/240					
WSBase	Windows Sound S stem	530/640/E80/F40					
IDEBase	IDE CD ROM	170/370					
ALBase	AdLib	388					
OPL4Base	OPL4	380					
MIDIBase	MPU-401	300/310/320/330					

#### Table 5-2 82C931 Register Map

I/O Address

82C931 Register Mi

VO Address	Register Name (Type)
SBBase+00h (or ALBase+00h)	Left FM Status Port (RO)
SBBase+00h (or ALBase+00h)	Left FM Re ister Address Port (WO)
SBBase+01h (or ALBase+01h)	Left FM Data Port (WO)
SBBase+02h (or ALBase+02h)	Ri ht FM Re ister Address Port (WO)
SBBase+03h (or ALBase+03h)	Ri ht FM Data Port (WO)
SBBase+04h	Mixer Address Port (WO)
SBBase+05h	Mixer Data Port (R/W)
SBBase+06h	DAP Reset (WO)
SBBase+08h	FM Status Port (RO)
SBBase+08h	FM Re ister Address Port (WO)
SBBase+09h	FM Data Port (WO)
SBBase+0Ah	DAP Read Data (RO)
SBBase+0Ch	DAP Write Data/Cmd (WO)
SBBase+0Ch	DAP Write Buffer Status (RO)
SBBase+0Eh	DAP Output Buffer Status (RO)
WSBase+00h-03h	Confi uration (WO)
WSBase+00h-03h	Version (RO)
WSBase+04h	Codec Index Re (R/W, exists in Codec and shad- owed in 82C931)
WSBase+05h	Codec Indexed Data Re (R/W, exists in Codec onl)
WSBase+06h	Codec Status Re (R/W, exists in Codec onl)
WSBase+07h	Codec Direct Data (R/W, exists in Codec onl )
200h-201h	Game Port (R/W)
0F8Dh	MCBase/Password Re ister - Specifies: MC Index Port Address (R/W) MC Data Port Address (R/W)
380-383/388-38B	OPL4 (R/W)
388-38F	OPL5 (R/W)

(3) To access MCIR1-23, write the corresponding register index into the address access port and read (or write) the data from (or to) the data access port. This read or write is only possible if the correct password (E4h) has been written into Port 0F8Dh, or is disabled (0F8Dh[7] = 1).

Tables 5-3 through 5-5 illustrate the necessary steps to access MCIR1-23. Table 5-6 gives the bit formats for the MCIR1-23.

Table 5-3 M	CBase, Dire	ct MC Registe	•			·······	· · · ·
7	6	5	4	3	2	1	0
Port 0F8Dh			MCBase R	egister (WO)	· · · · · · · · · · · · · · · · · · ·		
Pass word pro- tection for access to address or data port: 0 = Enable	Rese	prved		MCIdx[8:4] and	its specify the add MCData[8:4]: (Rei ange = 00000 thro	fer to Table 5-4.)	

## Table 5-4 McBase, Index (MCIndx) and Data (MCData) Ports Address Range

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Ind	ex Port	Address	[15:0]	<u></u>	·	<u> </u>	<u> </u>	1	1
0	0	0	0	1	1	1		(Refe	d by MC er to Tab	Base[4:0] le 5-3)		1	1	1	0
<u>-</u>		<u> </u>					ta Port A		15:0]	·					
0	0	0	0	1	1	1		Specifie (Refe	d by MC er to Tabl	Base[4:0] le 5-3)		1	1	1	1

#### Table 5-5 MCldx and MCData Registers

0	0	0		Cldx Specifies which			
0	0	0		Specifies which			
			00010 = MCIR2: 00011 = MCIR3: 00100 = MCIR4: 00101 = MCIR5: 00110 = MCIR6:	Base/Type Configu Reserved SB/WSS Configur User Programmab Option MIDI Interface Semaphore Softw Reserved Test Control : Test Control : Status : Test	aration ation le GP are	ter is to be accessed. 01101 = MCIR13: PNF 01110 = MCIR14: PNF 01111 = MCIR15: PNF 10000 = MCIR16: Volu 10001 = MCIR17: Serii 10010 = MCIR18: CON 10011 = MCIR19: FM 10100 = MCIR20: GPH 10101 = MCIR21: Seri 10110 = MCIR22: Seri 10111 = MCIR23: Res Remaining combinatio	P CSN P READ_DATA ume Control al EEPROM NFIG Status Control O Control al Audio Control al Audio Control rerved



-

7	6	5	4	3	2	1	0	
MCIR1	· · · · · · · · · · · · · · · · · · ·		Base/Type Confi	guration Registe	r		Default = 06h	
Sound Blaster	Reserved	Windows Sound	System I/O base	(	D-ROM interface	:	Game port:	
I/O base		address (	WSBase):		ese bits is reverse	-	0 = Disable	
address		00 = 530	10 = F40		sable CD, write b'		1 = Enable	
(SBBase):		01 = E80	11 = 640		000 = Disabled	011.	r = Enable	
0 = 220								
1 = 240				100 = Secondary IDE All others = Reserved				
	L	<u> </u>			All others = Aese	ervea		
			BAUD 9	6 register		Default = 00		
	Rese	erved		BAUD96:		Reserved		
	Set	to 0.		This bit could		Set to 0.		
				be used by PDA				
				devices to com-				
				municate with				
				other devices				
				0 = Disabled,				
				normal MIDI				
				UART in RXD				
				pin.				
				1 = Enabled,				
				9600 baud rate				
				UART in RXD				
		naan maxaatta		pin				
MCIR3		Sound Blaste	r/Windows Sound	l System Configu	ration Register		Default = 00	
Reserved:	Reserved:		DAP IRQ select:			DAP DMA select:		
Must be set to 0.	Must be set to 0	000 = Disable	e 1	00 = IRQ11	$000 = Disabled$ $100 = Disable DRQ1^{(1)}$			
0.	for normal oper-			01 = IRQ5	001 = DRQ0	101 = DRQ0 DRQ1 <sup>(1)</sup>		
	ation in WSS.	010 = IRQ9		10 = Reserved	010 = DRQ1	110 = DRQ		
		011 = IRQ10	1	11 = Reserved	$011 = DRQ3$ $111 = DRQ3 DRQ0^{(1)}$			
(1) If CIR9[2] = (	) (Codec Indirect	Register 9, bit 2),	then DAP DMA[4:	7] can be selected	L			
MCIR4		User	Programmable G	eneral Purpose R	legister		Default = 10	
Playback FIF	O flow control:		select:	Digital-Analog	Audio: <sup>(1)</sup>	Sound Blas	ter version:	
00 = Empty	10 = Full-4	00 = OPL2	10 = OPL4	controller zero:	0 = Disable	00 = 2.1	10 = 3.2	
01 = Full-2	11 = Not full	01 = OPL3	11 = OPL5	0 = Hold		00 = 2.1 01 = 1.5	10 = 3.2 11 = 4.4	
				1 = Clear	1 = Enable	01 = 1.5	11 = 4.4	
(1) Bit 2 can also	o accessed throug		or through PNP lo	-	L	k <u></u>		
MCIR5	<u> </u>	<u></u>	Option	Register			Default = 00	
Rese	erved	Codec	Sound Blaster	Command FIFO	Volume effect	DMA watch	Reserved	
		Expanded	ADPCM:	in Sound	for Sound	dog timer:	neserved	
		Mode: <sup>(1)</sup>	0 = Disable	Blaster mode:	Blaster Pro	0 = Disable		
		0 = Disable	0 = Disable 1 = Enable	0 = Disable	mixer voice vol-	1 = Enable		
			i = chable	0 = Disable 1 = Enable	ume emulation:			
		1 = Enable				When enabled,		
					0 - Disable	1 the 000004		
					0 = Disable	the 82C931 will		
					0 = Disable 1 = Enable	generate inter-		
		I = Enable				generate inter- nal DACK after		
		T = Enable				generate inter-		

#### Table 5-6 MC Indirect Registers



7	6	5	4	3	2	1	0
MCIR6			MIDI Interface	e Register (WO)			Default = 00h
MPU-401:	MPU-401 base	address select:	MPU-401 int	errupt select:	Reserved	Windows	Sound Blaster
0 = Disable	00 = 330	10 = 310	00 = 1RQ9	10 = IRQ5		sound system	mode:
1 = Enable	01 = 320	11 = 300	01 = IRQ10	11 = IRQ7		mode:	0 = Disable
						0 = Disable	1 = Enable
						1 = Enable	
MCIR7		Semaph	ore Software Re	gister (Software	use only)		Default = 00h
D7	D6	D5	D4	D3	D2	D1	D0
MCIR8			Reserve	d Register			Default = 00h
a analaria a si a si tan		· · · · · · · · · · · · · · · · · · ·			Alexandra and a second second		Delault = 001
MCIR9			Test Cont	rol Register			Default = 00h
Digital	Analog		Rese	erved		Software	
power-down:	power-down:					reset:	
0 = Normal 1 = Power-	0 = Normal					0 = Disable	
I = Power- down	1 = Power- down					1 = Enable	
a tika a pa	1					L	<u> </u>
MCIR10			Test Cont	rol Register			Default = 001
Playback reset:	Capture reset:	PNP test mode:			Reserved		
0 = Normal	0 = Normal	0 = Normal					
1 = Reset (play-	1 = Reset (cap-	0 = Normal 1 = Test (PNP					
1 = Reset (play- back data	1 = Reset (cap- ture data	1 = Test (PNP logic is set					
1 = Reset (play- back data path clear,	1 = Reset (cap- ture data path clear,	1 = Test (PNP logic is set to Sleep					
1 = Reset (play- back data	1 = Reset (cap- ture data	1 = Test (PNP logic is set					
1 = Reset (play- back data path clear,	1 = Reset (cap- ture data path clear,	1 = Test (PNP logic is set to Sleep		egister (RO)			Default = 001
1 = Reset (play- back data path clear, active high)	1 = Reset (cap- ture data path clear,	1 = Test (PNP logic is set to Sleep			<u> </u>	Playback FIFO	г
1 = Reset (play- back data path clear, active high)	1 = Reset (cap- ture data path clear, active high)	1 = Test (PNP logic is set to Sleep mode)	Status Re	egister (RO)	Playback inter- rupt pending?	r	Default = 001 Capture FIFO empty?
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No	1 = Test (PNP logic is set to Sleep mode) MPU interrupt	Status Re	egister (RO) Capture inter-	Playback inter-	Playback FIFO	Capture FIFO
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending?	1 = Reset (cap- ture data path clear, active high) Capture DMA pending?	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending?	Status Re CD interrupt pending?	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes	Playback inter- rupt pending?	Playback FIFO empty?	empty?
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No	Status Re CD interrupt pending? 0 = No 1 = Yes	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes	Playback inter- rupt pending? 0 = No	Playback FIFO empty? 0 = No	Capture FIFO empty? 0 = No 1 = Yes
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No	Status Re CD interrupt pending? 0 = No 1 = Yes	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes Register	Playback inter- rupt pending? 0 = No 1 = Yes	Playback FIFO empty? 0 = No 1 = Yes	Capture FIFO empty? 0 = No 1 = Yes Default = 00ł
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No	Status Re CD interrupt pending? 0 = No 1 = Yes Test F	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes Register	Playback inter- rupt pending? 0 = No 1 = Yes	Playback FIFO empty? 0 = No	Capture FIFO empty? 0 = No 1 = Yes Default = 00ł
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No	Status Re CD interrupt pending? 0 = No 1 = Yes Test F Digital test	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes Register	Playback inter- rupt pending? 0 = No 1 = Yes	Playback FIFO empty? 0 = No 1 = Yes	Capture FIFO empty? 0 = No 1 = Yes Default = 00ł
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No	Status Re CD interrupt pending? 0 = No 1 = Yes Test F Digital test mode output	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes Register	Playback inter- rupt pending? 0 = No 1 = Yes	Playback FIFO empty? 0 = No 1 = Yes	Capture FIFO empty? 0 = No 1 = Yes Default = 00ł
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No	Status Re CD interrupt pending? 0 = No 1 = Yes Test F Digital test mode output high/low byte select (WO)	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes Register	Playback inter- rupt pending? 0 = No 1 = Yes	Playback FIFO empty? 0 = No 1 = Yes	Capture FIFO empty? 0 = No 1 = Yes Default = 00}
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes MCIR12 MCIR13	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No 1 = Yes	Status Re CD interrupt pending? 0 = No 1 = Yes Test F Digital test mode output high/low byte select (WO)	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes Register Register Register (RO)	Playback inter- rupt pending? 0 = No 1 = Yes Digital test mode o	Playback FIFO empty? 0 = No 1 = Yes putput select (WO	Capture FIFO empty? 0 = No 1 = Yes Default = 001
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes MCIR12	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes Reserved	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No	Status Re CD interrupt pending? 0 = No 1 = Yes Test F Digital test mode output high/low byte select (WO)	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes Register Register Register (RO) CONFIG mode:	Playback inter- rupt pending? 0 = No 1 = Yes	Playback FIFO empty? 0 = No 1 = Yes putput select (WO	Capture FIFO empty? 0 = No 1 = Yes Default = 001
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes MCIR12 MCIR12 CSN not zero -	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes Reserved	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No 1 = Yes	Status Re CD interrupt pending? 0 = No 1 = Yes Test F Digital test mode output high/low byte select (WO) PNP Status MC logical	egister (RO)         Capture inter- rupt pending?         0 = No         1 = Yes         Register         Register (RO)         CONFIG mode:         1 = 82C931's	Playback inter- rupt pending? 0 = No 1 = Yes Digital test mode of ISOLATE mode:	Playback FIFO empty? 0 = No 1 = Yes putput select (WO SLEEP mode: 1 = 82C931's	Capture FIFO empty? 0 = No 1 = Yes Default = 001 ) Default = 011 WAIT4KEY mode:
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes MCIR12 MCIR12 MCIR13 CSN not zero - active high: 1 = PNP config- uration man-	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes Reserved Modem inter- face logical device: 0 = Disable	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No 1 = Yes IDE logic device:	Status Re CD interrupt pending? 0 = No 1 = Yes Test F Digital test mode output high/low byte select (WO) PNP Status MC logical device:	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes Register Register Register (RO) CONFIG mode:	Playback inter- rupt pending? 0 = No 1 = Yes Digital test mode of ISOLATE	Playback FIFO empty? 0 = No 1 = Yes putput select (WO	Capture FIFO empty? 0 = No 1 = Yes Default = 001 ) Default = 011 WAIT4KEY mode: 1 = 82C931's
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes MCIR12 MCIR12 MCIR13 CSN not zero - active high: 1 = PNP config- uration man- ager assigned	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes Reserved Modem inter- face logical device:	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No 1 = Yes IDE logic device: 0 = Disable	Status Re CD interrupt pending? 0 = No 1 = Yes Test F Digital test mode output high/low byte select (WO) PNP Status MC logical device: 0 = Disable	egister (RO)         Capture inter- rupt pending?         0 = No         1 = Yes         Register         Register (RO)         CONFIG mode:         1 = 82C931's         PNP logic is in	Playback inter- rupt pending? 0 = No 1 = Yes Digital test mode of ISOLATE mode: 1 = 82C931's	Playback FIFO empty? 0 = No 1 = Yes putput select (WO SLEEP mode: 1 = 82C931's PNP logic is in	Capture FIFO empty? 0 = No 1 = Yes Default = 001 ) Default = 011 WAIT4KEY
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes MCIR12 MCIR12 CSN not zero - active high: 1 = PNP config- uration man- ager assigned a CSN to	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes Reserved Modem inter- face logical device: 0 = Disable	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No 1 = Yes IDE logic device: 0 = Disable	Status Re CD interrupt pending? 0 = No 1 = Yes Test F Digital test mode output high/low byte select (WO) PNP Status MC logical device: 0 = Disable	egister (RO)         Capture inter- rupt pending?         0 = No         1 = Yes         Register         Register (RO)         CONFIG mode:         1 = 82C931's         PNP logic is in the CONFIG	Playback inter- rupt pending? 0 = No 1 = Yes Digital test mode of ISOLATE mode: 1 = 82C931's PNP logic is in	Playback FIFO empty? 0 = No 1 = Yes putput select (WO SLEEP mode: 1 = 82C931's PNP logic is in the SLEEP	Capture FIFO empty? 0 = No 1 = Yes Default = 001 ) Default = 011 WAIT4KEY mode: 1 = 82C931's PNP logic is ir
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes MCIR12 MCIR12 MCIR13 CSN not zero - active high: 1 = PNP config- uration man- ager assigned a CSN to 82C931. <sup>(1)</sup>	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes Reserved Modem inter- face logical device: 0 = Disable 1 = Enable	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No 1 = Yes IDE logic device: 0 = Disable 1 = Enable	Status Re CD interrupt pending? 0 = No 1 = Yes Test F Digital test mode output high/low byte select (WO) PNP Status MC logical device: 0 = Disable 1 = Enable	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes Register Register Register (RO) CONFIG mode: 1 = 82C931's PNP logic is in the CONFIG mode	Playback inter- rupt pending? 0 = No 1 = Yes Digital test mode of ISOLATE mode: 1 = 82C931's PNP logic is in the ISOLATE mode	Playback FIFO empty? 0 = No 1 = Yes putput select (WO SLEEP mode: 1 = 82C931's PNP logic is in the SLEEP mode	Capture FIFO empty? 0 = No 1 = Yes Default = 000 Default = 010 WAIT4KEY mode: 1 = 82C931's PNP logic is ir the WAIT4KEY mode
1 = Reset (play- back data path clear, active high) MCIR11 Playback DMA pending? 0 = No 1 = Yes MCIR12 MCIR12 MCIR13 CSN not zero - active high: 1 = PNP config- uration man- ager assigned a CSN to 82C931. <sup>(1)</sup>	1 = Reset (cap- ture data path clear, active high) Capture DMA pending? 0 = No 1 = Yes Reserved Modem inter- face logical device: 0 = Disable 1 = Enable	1 = Test (PNP logic is set to Sleep mode) MPU interrupt pending? 0 = No 1 = Yes IDE logic device: 0 = Disable	Status Re CD interrupt pending? 0 = No 1 = Yes Test F Digital test mode output high/low byte select (WO) PNP Status MC logical device: 0 = Disable 1 = Enable	egister (RO) Capture inter- rupt pending? 0 = No 1 = Yes Register Register Register (RO) CONFIG mode: 1 = 82C931's PNP logic is in the CONFIG mode	Playback inter- rupt pending? 0 = No 1 = Yes Digital test mode of ISOLATE mode: 1 = 82C931's PNP logic is in the ISOLATE mode	Playback FIFO empty? 0 = No 1 = Yes putput select (WO SLEEP mode: 1 = 82C931's PNP logic is in the SLEEP mode	Capture FIFO empty? 0 = No 1 = Yes Default = 000 Default = 010 WAIT4KEY mode: 1 = 82C931's PNP logic is in the WAIT4KEY mode



Table 5-6	MC Indirect F	legisters (co	nt.)				
77	6	5	4	3	2	1	0
MCIR14 PN	P card select numb	per: This registers	PNP CSN I shows the CSN a	Register (RO) ssigned to the 820	C931 by the PNP	configuration mana	Default = 001 Iger.
MCIR15 Pi	NP READ_DATA p	P ort: This registers	NP Read Port Ac shows the READ	<b>Idress Register (</b> _DATA port assigi	RO) ned by the PNP co	onfiguration manage	Default = 00!
MCIR16				ntrol Register	······		Default = 001
Reserved	Push-bottom volume control interrupt enable	UP bottom is pushed? 0 = No 1 = Yes This bit is cleared after a read.	DOWN bottom is pushed? 0 = No 1 = Yes This bit is cleared after a read.	Master volume mute control (active high)	Push-bottom volume control interrupt status (RO) This bit is cleared after a read.	Volume control 00 = Disa 01 = IRQ 10 = IRQ 11 = IRQ	interrupt select: able 5 10
MCIR17			Serial EEPROM	Control Registe			
Write to exter- nal serial EEPROM: 0 = Disable 1 = Enable	External serial EEPROM chip select: 0 = Disable 1 = Enable	External serial EEPROM clock: 0 = Disable 1 = Enable	External serial EEPROM data out: 0 = Disable 1 = Enable Connected to DIN of external EEPROM	External serial EEPROM data out: 0 = Disable 1 = Enable Connected to DIN of external EEPROM	External serial EEPROM capability (R/W) When read for status: 0 = Disable 1 = Enable When write to change: 0 = Enable 1 = Disable Note: read polarity is the opposite of write's.	PNP setting (R/W): Read: 0 = enabled 1 = disabled Write: 0 = disabled 1 = enabled Note:the polar- ity of the read is the opposite of the write.	Default = 00h Reserved
MCIR18		<u></u>	CONFIG Sta	itus Register	and the second		Default - web
Modem inter- face capability (R/W): When read for status: 0 = Disable 1 = Enable When write to change: 0 = Enable 1 = Disable Note: read polarity is the opposite of write's	ASIO function: 0 = Disable 1 = Enable	Reserved 0 = Default	Mode 0 status (RO): reflects 931 pin#11 set- ting. 0 = 931-AD for adapter 1 = 931-MD for motherboard		Chip Revisi Silicon rev Silicon rev	0.1 = 0x8	Default = xxh

Table 5-6 MC Indirect Registers (cont.)

·-- ·· ·

912-3000-035 Revision: 2.1

7	6	5	4	3	2	1	0
MCIR19			FM Con	trol Register			
IDE IRQ input routed to IRQ output: 0 = Disable 1 = Enable	SDHOE function on pin 43 when config- ured for MB Mode: 0 = Disable 1 = Enable	IRQ3, IRQ4: 0 = Disable 1 = Enable		served	MEGA bass: 0 = Disable 1 = Enable	OPTi mode for enhanced FM features: 0 = Disable 1 = Enable	Default = xo External FM select: 0 = Disable 1 = Enable
MCIR20							
GPIO3	00100		GPIO Con	trol Register 0		_	Default = 00
mapping: 0 = Pin 42 931-AD 1 = Pin 36 931-MB	GPIO3 pin type: 0 = Input 1 = Output	GPIO2 mapping: 0 = Pin 41 931-AD 1 = Pin 35 931-MB	GPIO2 pin type: 0 = Input 1 = Output	GPIO1 mapping: Pin 11 for 931-AD and 931-MB	GPIO1 pin type: 0 = Input 1 = Output	GPIO0 mapping: Pin 43 for 931-AD and 931-MB	GPIO0 pin type: 0 = Input 1 = Output
Note: GPIO fu	nction is available	only when the sp	ecified pin is not b	l eing used for anot	her function.		
MCIR21			Serial Audio (	Control Register 0			
CTL_S	EL[1:0]	P2S (	SEL[1:0]	· · · · · · · · · · · · · · · · · · ·			Default = 00
00/11 = Use the interr 01 = Use 10 = Use ex	ock selection e shift clock from aal FS FM timing ternal SCLK	SAO data so 00/11 = From 01 = F 10 = From ADC	urce selection DMA Playback rom FM 2, captured from section	SPCDSEL Enables dual playback 0 = 2nd DMA channel is used for DMA cap- ture 1 = 2nd DMA is used with 1st DMA channel for DMA play- back	ADCSEL Selects DMA data capture source 0 = ADC data (from analog section) 1 = SAI data	FDACSEL Selects FDAC data source 0 = FDAC takes FM data 1 = FDAC takes SADI (if SPCDSEL=0), 2nd DMA play- back data (if SPCDSEL=1)	DACSEL Selects DAC data souce 0 = DMA play- back 1 = SAI
ACIR22			Serial Audio C	ontrol Register 1		a se <u>nte di stan</u> te di secondo di secondo di secondo de la s Seconda de la seconda de la	Default = 00H
Reset ASIO: 0 = Normal 1 = Reset	ASIO test mode: 0 = Normal 1 = Test	F16 Specify ASIO sample period data location: 0 = Last 16 bits of the L/R half sample period 1 = First 16/17 bits of L/R half sample period	CLK32 Number of SLCKs in a sample period (delay-mode or pulse-mode ASIO only) 0 = 32 1 = >32	SCLK polarity: 0 = Reverse 1 = No changed	FSYNC polarity: 0 = Reverse 1 = No changed	PULSE Pulse mode type of serial data (AT&T7525 comp or CS8412 DSP) 0 = Not acti- vated 1 = Activated	

Table 5-6 MC Indirect Registers (cont.)



Page 34

\_

- ...

7	6	5	4	3	2	1	0		
MCIR23		Ser	ial Audio Clock/C	output Control Re					
ASDOOE	SCLKOE	FSYNCOE	MCLKEN			r	Default = 00h		
ADO direction	SCLK direction	FSYNC direc-	External MCLK		SEL[1:0]		EL[1:0]		
control	control	tion control	enable (fed		livider selection	Selects shift clo	ck for serial audio		
0 = Input	0 = Input	0 = Input	through ASDO)	00 = asdo_clk/8 01 = asdo_clk/4			t (sclk_out)		
1 = Output					0 = Disabled			1	mclk/8
			1 = Enabled		do_clk/2		mclk/4		
				11 = as	do_clk/1		mclk/2		
		<u></u>				11 =	mclk/1		
MCIR24	<u></u>	Game	Port Counter Se	etup and Status F	Register		Default = 00h		
JRDY/Game	SOUNDIRQ	GPIRQEN	GPWPEN	ACTBY	ACTBX	ACTAY	ACTAX		
Port IRQ	Shows the sta-	IRQ generation	Auto game port	By axis counter	Bx axis counter	Ay axis counter	Ax axis counter		
Readback of '1' indicates the	tus of the audio	when the game	trigger (20x	enable	enable	enable	enable		
game port	IRQ, a '1' indi- cates there is a	port counter is finish counting	write)	0 = Disabled	0 = Disabled	0 = Disabled	0 = Disabled		
counters are	soundIRQ		0 = Disabled	1 = Enabled	1 = Enabled	1 = Enabled	1 = Enabled		
stopped and the		0 = Disabled	1 = Enabled						
interrups is gen-		1 = Enabled							
erated. The IRQ									
is cleared by									
writing a '1' to this location.									
		<u> </u>	lan siya ana na tati	A CANTER OF A CANTER OF					
MCIR25			Game Port Count	er Values Regist	er	<u> </u>	Default = xxh		
			GPCOU						
	Hard	lware counter valu		e fashion (16-bit).	The sequence wil	l be:			
			Joystick	A-X axis	nie sequence mi	. 56.			
			Joystick						
				B-X axis					
			Jovstick	B-Y axix					
The count value	will be changed a	utomatically upon	Jovstick	B-Y axix register. If that pa	rticular iovstick av	is is makeed (disa	blad) the sourt		
The count value	will be changed a		Jovstick	register. If that pa	rticular joystick ax	is is maksed (disa	bled), the count		
The count value	will be changed a	utomatically upon	Joystick each read of this will skip ac	register. If that pa cordingly.	rticular joystick ax	is is maksed (disa			
			Joystick each read of this will skip ac FDAC Data Co	register. If that pa cordingly. Dontrol Register			bled), the count Default = 00h		
MCIR26 JPTSTEN	will be changed a	VCPIN	Joystick each read of this will skip ac FDAC Data Co ASWTST	register. If that pa cordingly. Dentrol Register FDACMUL	FMMUL	FMDIV			
MCIR26		VCPIN Special volume	Joystick each read of this will skip ac FDAC Data Co ASWTST FDAC data	register. If that pa cordingly. Dontrol Register FDACMUL Multiply FDAC	FMMUL Multiply FM	FMDIV Divide FM data	Default = 00h AUTOSW Auto-detect of		
MCIR26 JPTSTEN Game port counter test mode, counter		VCPIN Special volume control pins	Joystick each read of this will skip ac FDAC Data Co ASWTST FDAC data auto-switching	register. If that pa cordingly. Dentrol Register FDACMUL Multiply FDAC data by 2	FMMUL Multiply FM data by 2	FMDIV Divide FM data by 2	Default = 00h AUTOSW Auto-detect of TxD activity to		
MCIR26 JPTSTEN Game port counter test mode, counter toggled by		VCPIN Special volume	Joystick each read of this will skip ac FDAC Data Co ASWTST FDAC data auto-switching timer test mode,	register. If that pa cordingly. Dentrol Register FDACMUL Multiply FDAC data by 2 0 = Disabled	FMMUL Multiply FM data by 2 0 = Disabled	FMDIV Divide FM data by 2 0 = Disabled	Default = 00h AUTOSW Auto-detect of TxD activity to switch the		
MCIR26 JPTSTEN Game port counter test mode, counter toggled by 14.318MHz		VCPIN Special volume control pins move the pins to up/down=GD5/	Joystick each read of this will skip ac FDAC Data Co ASWTST FDAC data auto-switching timer test mode, TxD timer tog- gled by	register. If that pa cordingly. Dentrol Register FDACMUL Multiply FDAC data by 2	FMMUL Multiply FM data by 2	FMDIV Divide FM data by 2	Default = 00h AUTOSW Auto-detect of TxD activity to switch the FDAC data		
MCIR26 JPTSTEN Game port counter test mode, counter toggled by 14.318MHz (default=1MHz)		VCPIN Special volume control pins move the pins to up/down=GD5/ 4 (normal:	Joystick each read of this will skip ac FDAC Data Co ASWTST FDAC data auto-switching timer test mode, TxD timer tog- gled by 14.318MHz	register. If that pa cordingly. Dentrol Register FDACMUL Multiply FDAC data by 2 0 = Disabled	FMMUL Multiply FM data by 2 0 = Disabled	FMDIV Divide FM data by 2 0 = Disabled	Default = 00h AUTOSW Auto-detect of TxD activity to switch the FDAC data between FM		
MCIR26 JPTSTEN Game port counter test mode, counter toggled by 14.318MHz (default=1MHz) 0 = Disabled		VCPIN Special volume control pins move the pins to up/down=GD5/ 4 (normal: up/down =	Joystick each read of this will skip ac FDAC Data Co ASWTST FDAC data auto-switching timer test mode, TxD timer tog- gled by 14.318MHz (default =	register. If that pa cordingly. Dentrol Register FDACMUL Multiply FDAC data by 2 0 = Disabled	FMMUL Multiply FM data by 2 0 = Disabled	FMDIV Divide FM data by 2 0 = Disabled	Default = 00h AUTOSW Auto-detect of TxD activity to switch the FDAC data		
MCIR26 JPTSTEN Game port counter test mode, counter toggled by 14.318MHz (default=1MHz)		VCPIN Special volume control pins move the pins to up/down=GD5/ 4 (normal: up/down = GD7/6	Joystick each read of this will skip ac FDAC Data Co ASWTST FDAC data auto-switching timer test mode, TxD timer tog- gled by 14.318MHz (default = 31KHz)	register. If that pa cordingly. Dentrol Register FDACMUL Multiply FDAC data by 2 0 = Disabled	FMMUL Multiply FM data by 2 0 = Disabled	FMDIV Divide FM data by 2 0 = Disabled	Default = 00h AUTOSW Auto-detect of TxD activity to switch the FDAC data between FM and serial		
MCIR26 JPTSTEN Game port counter test mode, counter toggled by 14.318MHz (default=1MHz) 0 = Disabled		VCPIN Special volume control pins move the pins to up/down=GD5/ 4 (normal: up/down = GD7/6 0 = Disabled	Joystick each read of this will skip ac FDAC Data Co ASWTST FDAC data auto-switching timer test mode, TxD timer tog- gled by 14.318MHz (default = 31KHz) 0 = Disabled	register. If that pa cordingly. Dentrol Register FDACMUL Multiply FDAC data by 2 0 = Disabled	FMMUL Multiply FM data by 2 0 = Disabled	FMDIV Divide FM data by 2 0 = Disabled	Default = 00h AUTOSW Auto-detect of TxD activity to switch the FDAC data between FM and serial audio (which		
MCIR26 JPTSTEN Game port counter test mode, counter toggled by 14.318MHz (default=1MHz) 0 = Disabled		VCPIN Special volume control pins move the pins to up/down=GD5/ 4 (normal: up/down = GD7/6	Joystick each read of this will skip ac FDAC Data Co ASWTST FDAC data auto-switching timer test mode, TxD timer tog- gled by 14.318MHz (default = 31KHz)	register. If that pa cordingly. Dentrol Register FDACMUL Multiply FDAC data by 2 0 = Disabled	FMMUL Multiply FM data by 2 0 = Disabled	FMDIV Divide FM data by 2 0 = Disabled	Default = 00h AUTOSW Auto-detect of TxD activity to switch the FDAC data between FM and serial audio (which comes from		

912-3000-035 Revision: 2.1

--- - -

#### 5.3 SBBase Register

SBBase is mainly used to access the Digital Audio Processor (DAP) registers, however, as shown in Table 5-7 other types of registers are also accessible through SBBase. The indexing scheme is the same as when accessing MCBase regis-

ters (CPU Direct I/O R/W). Note that in Table 5-7, which gives the SBBase register bit formats, some registers may also be accessed through ALBase. However, use only one Base register for accessing.

Table 5-7	SBBase Regi	sters for FM	and DAP App	lications					
7	6	5	4	3	2	1	0		
SBBase+00h (d	or ALBase+00h)		Left FM Statu	us Register (RO)					
SBBase+00h (d	or ALBase+00h)		Left FM Address	Port Register (W	0)				
SBBase+01h (d	or ALBase+01h)		Left FM Data P	ort Register (WO	)				
SBBase+02h (d	or ALBase+02h)		Right FM Addres	s Port Register (V	VO)	<u></u>			
SBBase+03h (c	or ALBase+03h)		Right FM Data I	Port Register (WO	lantal de <mark>l'accenterte a</mark>				
SBBase+04h Mixer Address Port Register (WO)									
SBBase+05h			Mixer Data Po	ort Register (WO)					
SBBase+06h		<u> </u>	DAP Res	set Register					
(1) When bit 0 i = 0. A syste	s enabled, it sets a m reset will reset th	software reset f	Don't care lag. This software t flag, thus termina	reset is terminated	by performing an eset	other write at this I	DAP software reset at end of the I/O write command: 0 = Disable 1 = Enable <sup>(1)</sup> ocation with bit 0		
SBBase+08h		<u> </u>	FM Status Po	ort Register (RO)	and the second				
SBBase+08h			FM Address P	ort Register (WO)					
SBBase+09h	<u> </u>			t Register (WO)		and an			
SBBase+0Ah	<u></u>			ita Register (RO)		N.81) 8	<u>. i i i i i i i i i i i i i i i i i i i</u>		
SBBase+0Ch		<u>e tal e el Gere</u>	DAP Data/Comm	nand Register (W	0)				
SBBase+0Ch			DAP Write Buffer		RO)	44			
DAP Input buffer full: <sup>(1)</sup> 0 = Empty <u>1 =</u> Full				SBBase+A[6:0]					
(1) This flag is se	et when the host CF	'U writes data ir	the input data bus	s buffer and cleare	d when the data is	s read by the interr	nal DAP.		


Table 5-7	SBBase Registers for FM and DAP Applications (cont.)										
7	6	6     5     4     3     2     1     0									
SBBase+0Eh		D/	AP Output Buffer	Status Register	(RO		<u>.</u>				
DAP output buffer is full: <sup>(1)</sup>			<u> </u>	Output Buffer			<u> </u>				
0 = Empty 1 = Full											
(1) This flag is the data in t	set in the DAP whe the output data bus	n data is written ir buffer.	the output data b	us buffer and clea	ared when the hos	t CPU or the DMA	controller reads				
Note: Reading	g this register will a	lso clear the Digita	al Audio Processo	r interrupt request	t.						

#### 5.4 WSBase Register

Two types of registers can be accessed through WSBase: • Windows Sound System (WSS) and Codec registers

These registers are accessed through the WSBase register and use the same type of indexing scheme as MCBase (CPU

Direct I/O R/W). The bit formats for WSS-related registers are given in Table 5-8 and Table 5-9 shows the Codec-related registers.

Table 5-8	WSBase Registers for Windows Sound System Applications	

7	6	5	4	3	2		1	0
WSBase+00h-03	3h		WSS Configurati	on Register (W	0)			Default = 00h
Reserved	IRQ sense		WSS IRQ select:			WSS DF	Q select:	
	source: 0 = Normal 1 = auto-inter- rupt selection		000 = Disable 001 = IRQ7 010 = IRQ9 011 = IRQ10 100 = IRQ11 101 = IRQ5 110 = Reserved 111 = Reserved		000 = 001 = 010 = 011 = 100 = 101 = 110 = 111 = 111 = 111 = 000 = 00000000	Playback Disable DRQ0 DRQ1 DRQ3 Disabled DRQ0 DRQ1 DRQ3	Captur Disable Disable Disable DRQ1 DRQ1 DRQ0 DRQ0	
WSBase+00h-03		<u>te da a</u> filo da al		Register (R0)				Default = 00h
Channel available: 0 = DRQ0/1/3 and IRQ7/9/10/ 11 available 1 = DRQ1/3 and IRQ7/9 available	IRQ sense: 0 = No interrupt 1 = WSS inter- rupt active			Versi	ion: 04h			



912-3000-035 Revision: 2.1 Note that at the Codec Index Address Register (WSBase+04h), bits 4 through 0 are used as the index address for accessing the Codec Indirect Registers (CIR). A write to or a read from the Codec Indexed Data Register (WSBase+05h) will access the Indirect Register which is indexed by the value most recently written to the Codec Index Address Register.

There are 31 Codec Indirect Registers, CIR0-CIR15 are accessed normally. To access CIR16 through CIR31, Expanded Mode registers, MCIR12[5] = 1 (MCBase Indirect Register, bit 5). Table 5-10 gives the bit formats for CIR0-CIR15 and Table 5-11 shows CIR16-CIR31.

7	6	5	4	3	2	1	0
WSBase+04h	Code	c Index Address	Register (R/W, e	exists in Codec ar	nd shadowed i	n 82C931)	Default = 00h
Initialization: This bit is set when the codec is in a state which can- not respond to parallel bus cycles. <sup>(1)</sup>	Mode change: 0 = Disable 1 = Enable	Transfer request: <sup>(2)</sup> 0 = Transfers enabled during interrupt 1 = Transfers disabled by interrupt	Note CIR16 ( (Refer 00000 = CIR0: 1 00001 = CIR1: 1 00010 = CIR2: 0 00101 = CIR3: 0 00100 = CIR4: 1 00100 = CIR4: 1 00101 = CIR5: 1 00110 = CIR5: 1 01010 = CIR10: 01001 = CIR10: 01001 = CIR11: 01100 = CIR11: 01100 = CIR12: 01101 = CIR13: 01110 = CIR13:	hrough CIR31 are r to Table 5-10 and MIXOUTL Output C MIXOUTR Output ( CDL Input Cntrl CDR Input Cntrl CDR Input Cntrl CDR Input Cntrl CACL Input Cntrl S& Playback Data nterface Configura Pin Cntrl Error Status & Init Mode and ID (Mode	Expanded Mod I Table 5-11 for Extra 10 Contri 10 Contri 10 Contri 10 10 10 10 10 10 10 10 10 10 10 10 10 1	s: gister (CIR) is to b les and require tha these registers bit <b>cpanded Mode Re</b> 10000 = CIR16: AUX 10001 = CIR17: AUX 10010 = CIR18: LINE 1011 = CIR19: LINE 1010 = CIR20: MIC 1010 = CIR20: MIC 1010 = CIR20: MIC 1011 = CIR21: MIC 1010 = CIR22: OUT 1010 = CIR22: OUT 1010 = CIR22: Res 100 = CIR26: Res 101 = CIR27: Ress 100 = CIR29: Res 100 = CIR29: Res 101 = CIR30: Cap 111 = CIR31: Cap 111 = CIR31: Cap	t MCIR12[5] = 1. formats.) gisters L Input Cntrl R Input Cntrl EL Input Cntrl R Input Cntrl R Input Cntrl R Gain Cntrl R Gain Cntrl R Gain Cntrl erved erved erved ture Data Format etved ture Upper Base
codec initializ	ation, the Codec set, DMA transfe	Index Register ca rs cease when bit Codec Inde ins the contents of	nnot be written an 0 of the Codec S exed Data Regis of the Codec regis	on state, the initial v nd is always read 1 itatus Register (WS ter (R/W, exists in ster referenced by e written and is alv	000 0000 (80h) Base+06h) = 1 Codec only) the Index Data	Register.	



7	6	5	4	3	2	1	0
WSBase+06h		Codec S	Status Register (F	R/W, exists in Co	dec only)		Default = 44h
PIO capture data is ready for upper or lower byte (RO): 0 = Lower 1 = Upper (or any 8-bit mode)	PIO capture data is waiting for right or left channel ADC (RO): 0 = Right 1 = Left (or mono)	PIO Capture Data Register contains data ready for read- ing by host (RO): <sup>(1)</sup> 0 = Stale ADC data (do not re- read) 1 = Fresh ADC data (ready for next host data read)	Sample over/underrun (RO): Indicates that the most recent sample was not serviced in time; therefore either an overrun for ADC capture or underrun for DAC playback has occurred. <sup>(2)</sup>	PIO playback data is needed for upper or lower byte (RO): 0 = Lower 1 = Upper (or any 8-bit mode)	PIO playback data is needed for right or left channel DAC (RO): 0 = Right 1 = Left (or mono)	PIO Playback Data Register ready for more data (RO): <sup>(1)</sup> 0 = Valid DAC data (do not overwrite) 1 = Stale DAC data (ready for next host data write value)	Interrupt: 0 = Disable 1 = Enable
(2) If both capture ple-by-sample Note: Bits 5, 1, host read	re and playback ar le basis. . and 0 can change	e enabled, the sou e asynchronously o value just as the	to host accesses. ase bits are changi	4 ca be determined The host may acc	d by reading COR	ed. and PUR. Bit 4 ch /hile the bits are tra ead until the next l	ansitioning. The
WSBase+07h			a Register - Capt	ure Mode (RO, ex	tists in Codec on		Default = 00h
(PD7:0). Reads of During initializati PIO Capture Da This is the contro The reading of th exact byte which machine will stay	will receive data fro on, the PIO Playbi ta Register: of register where c is register will incr is next to be read pointed to the las tus register will po	orn the PIO Captu ack Data Register apture data is rea ement the state m can be determine t byte of the samp	re Data Register ( cannot be written d during programr achine so that the so by reading the S ile until a new sarr	CD7:0). and the Capture [ ned I/O data trans following read will Status Register. O uple is received fro	Data Register is al ifers. be from the next a nce all relevant by m the ADCs. Onc	PIO Playback Data ways read "1000 C appropriate byte in tes have been rea e this has occurred om this register wi	0000" (80h). the sample. The Id, the state
WSBase+07h	c	odec Direct Data	Register - Playb	ack Mode (WO, e	exists in Codec o	nly)	Default = 00h
The Codec Direc	will receive data fr	om the PIO Captu	re Data Register (	CD7:0).	Data Register is a	PIO Playback Data	-



Page 39

912-3000-035 Revision: 2.1

-----

### Table 5-10 Codec Indirect Registers

D7	D6	D5	D4	D3	D2	D1	D0
CIRO			MIXOUTL Output	t Control Registe	r	1	Default = 00h
Source 00 = LINE 01 = CD	e select: 10 = MIC 11 = MIXER	MIC +20dB Gain: 0 = Disable 1 = Enable	Reserved	0000 = 0 0001 = +1.5 0010 = +3.0 0011 = +4.5 0100 = +6.0 0101 = +7.5	Gain select for 0110 = +9 0111 = +1 1000 = +1 1001 = +1 1010 = +1	0.5 11 2.0 11 3.5 11	11 = +16.5 00 = +18.0 01 = +19.5 10 = +21.0 11 = +22.5
CIR1		· · ·	MIXOUTR Outpu	t Control Registe	<u>r</u>	:	Default = 00h
Source 00 = LINE 01 = CD	e select: 10 = MIC 11 = MIXER	MIC +20dB Gain: 0 = Disable 1 = Enable	Reserved			MIXOUTR (dB): [3:0] for decode.	
CIR2 CDL Input Control Register							Default = 88h
Mute: 0 = Disable 1 = Enable	Rese	erved	0000 = + 0001 = + 0010 = + 0011 = + 0100 = 0 0101 = - Note: This dec FM inpu	9 0111 = 6 1000 = 3 1001 = 1010 = 3 ode is also applica	6 10 9 11 12 11 15 11 18 11	11 = -21 00 = -24 01 = -27 10 = -30 11 = -33 LINE, AUX, and	Reserved
CIR3			CDR Input C	ontrol Register	<u> </u>		Default = 88h
Mute: 0 = Disable 1 = Enable	Rese	erved	Gain select CDR (dB): Refer to CIR2[4:1] for decode.				Reserved
CIR4	<u>, na navný sport</u> (* 1971)		FML Input Co	ontrol Register	<u>, dia kaopi</u> ng pangang p Pangang pangang pangang Pangang pangang	1. YU - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	Default = 88h
Mute: 0 = Disable 1 = Enable	Reserved			Gain select FML (dB): Refer to CIR2[4:1] for decode.			
CIR5	anne an		FMR Input C	ontrol Register			Default = 88h
Mute: 0 = Disable 1 = Enable	Rese	erved		Gain select Refer to CIR2[	1:1] for decode.		Reserved



D7	D6	D5	D4	D3	D2	D1	DO
CIR6			DACL Input C	ontrol Register			Default = 80h
Mute:	Rese	erved		Gain s	elect for DAC inp	uts (dB);	
0 = Disable			*00000 = 0	01000 = -1	•	. ,	
1 = Enable			00001 = -1.5	01000 = -1		0000 = -24.0	11000 = -36.0
			00001 = -3.0	01010 = -1		0001 = -25.5	11001 = -37.5
			00010 = -0.0 00011 = -4.5	01010 = -1 01011 = -1		0010 = -27.0	11010 = -39.0
			00100 = -6.0	01100 = -1		011 = -28.5	11011 = -40.5
			00100 = -0.0 00101 = -7.5	01100 = -1		100 = -30.0	11100 = -42.0
			00107 = -9.0			101 = -31.5	11101 = -43.5
			00111 = -10.5	01110 = -2		)110 = -33.0	11110 = -45.0
	L		00111 = -10.8	5 01111 = -2	2.5 10	0111 = -34.5	11111 = -46.5
CIR7			DACR Input C	ontrol Register			Default = 80
Mute:	Rese	erved	· · · · · · · · · · · · · · · · · · ·	Gain se	elect for DAC inp	uts (dB):	
0 = Disable					to CIR6[4:0] for		
1 = Enable				(icie)		uecoue.	
	<u>na di selah apitali</u>	<u> </u>				maat belatere ee	
			and Playback D	ata Format Regi	ster		Default = 00h
	lio data format - linear PCM or companded for all input and output data			Clock frequency divide / audio sample			
			0 = Mono	rate frequency:			
(used in conjunction with bit 5): <sup>(1)</sup>		1 = Stereo	0000 = 8	.0kHz	0001 = 5.51	25kHz	
000 = Linear, 8-bit unsigned				0010 = 1		0011 = 11.0	
$001 = \mu$ -law, 8-bit companded			0100 = 2	7.42857kHz	0101 = 18.9		
010 = Linear, 16-bit two's complement, Little Endian			0110 = 3		0111 = 22.0		
)11 = A-Law, 8-t	oit companded			1000 = F	leserved	1001 = 37.8	
00 = Reserved				1010 = F	leserved	1011 = 44.1	
101 = ADPCM, 4	-bit, IMA compatib	le		1100 = 4	8.0kHz	1101 = 33.0	
	bit two's complem	ent, Big Endian				1111 = 6.61	
111 = Reserved							
	ot available in Mod				· · · · · · · · · · · · · · · · · · ·		
1) SB/WSS mo	de switch: In Soun	d Blaster mode, th	e software driver	should set CDF to	8 bit PCM mode	e (R8: FM1,FM-,C	C_L).
<ol><li>Selecting ste</li></ol>	reo results with alt	ernating samples	representing left a	ind right audio cha	nnels. Mono pla	yback plays the s	ame a udio sample
on both chan	ineis, mono capiur	e only captures da	ita from the left at	idio channel.			
Note: The cont	ents of this register	r can only be char	ged if the mode cl	nange bit (WSBas	e+04h[6]) is enal	bled (set to 1). Wi	rites to this register
without th	ne mode change b	it enabled will hav	e no affect.	· · · · · · · · · · · · · · · · · · ·			
	<u> </u>		interface Occuti		<u>. A. A. B. B.</u>		
Transfer cap-	Transfer play-			juration Register			Default = 00h
ture data via	back data via	Rese	rvea	Autocalibrate:	DMA channel	Capture data ir	n Playback data
DMA or PIO:	DMA or PIO:			0 = Disable	mode: <sup>(1)</sup>	format	in format
-				1 = Enable	0 = Dual	selected:(2)	selected:(3)
0 = DMA	0 = DMA			(autocalibration	1 = Single	0 = Disable	0 = Disable
1 = PIO	1 = PIO			after power	i – ongie	1 = Enable	1 = Enable
				down/reset or			
				mode change			
I) In Sound Bla	ster mode, bit 2 is	set when playbac	or capture DMA		t when DMA and		
N The second se second second sec					. mien DiwA enu	J.	
<ol><li>The codec get</li></ol>		in responds to Cit	AK# whon hit 1	1 and bit 7 A K	hit 7 at 1.14 a		
2) The codec ge 3) The codec ge	enerates PDRQ an	ia responds to CD	AK# when bit 1 =	1 and bit $7 = 0$ . If	bit 7 = 1, bit 1 en	ables PIO captur	e mode.

### Table 5-10 Codec Indirect Registers (cont.)

912-3000-035 Revision: 2.1

D7	D6	D5	D4	D3	D2	D1	D0
CIR10			Pin Contr	ol Register			Default = 00
2. In Sound Bla	ster mode, the so	Rese ftware driver shou	erved Id set bit 1 = 1.			Interrupt pin: <sup>(1)</sup> 0 = Disable 1 = Enable (Interrupt pin goes active high when the num- ber of samples programmed in the Base Count Register is reached.)	Reserved
CIR11		Erro	r Status and Initi	alization Registe	r (BO)		Default = 001
(2) The occurrer (WSBase+06	5h[4]). The sample	verrun and/or play	n bit is the logical (	right input 0 = Less than -1 1 = Between -1 of range 2 = Between Odf range 3 = Greater than designated in the	IB and 0dB under 3 and +1dB over +1dB over range Status Begister's s	Indicates under left input c 0 = Less than -10 1 = Between -1dl range 2 = Between 0dB range 3 = Greater than sample overrun/uno olling host CPU to	hannel: <sup>(1)</sup> IB under range B and 0dB unde and +1dB over +1dB over rang
CIR12			ID R	egister	<u>i i i i i i i i i i i i i i i i i i i </u>		Default = 0A
	Rese	erved				ID (RO): vision level of the o	codec.
CIR13	in the second data in the star		Res	erved		<u>regener til galaet</u>	Default = 00
CIR14 This by Reads fro	om this register ret	rte of the base cou	unt register contair Je which was writt	ise Count: ning the eight mos en The current co	t significant bits of unt contained in th	the 16-bit base re e counters can no	Default = 00 gister. t be read.

#### Table 5-10 Codec Indirect Registers (cont.)



912-3000-035 Revision: 2.1

Table 5-10	Codec Indirect Registers	(cont.)
------------	--------------------------	---------

D7	D6	D5	D4	D3	D2	D1	D0
CIR15		P	layback Lower E	Base Count Regis	ster	•	Default = 00h
			Lower Ba	ase Count:			
This b	byte is the lower by	/te of the base cou	int register contail	ning the eight leas	t significant bits of	the 16-bit base r	register
Reads fr	om this register re	turn the same valu	e which was writt	en The current co	unt contained in th	e counters can r	ot be read
	When enabled	d for SD Mode, this	s register is used	for both the Playb	ack and Capture E	Base Registers.	ior be lead.

### Table 5-11 Expanded Mode CIR

7	6	5	4	3	2	1	0	
CIR16			AUXL Input C	ontrol Register			Default = 88h	
Mute:	Rese	rved		Gain select fo	or AUXL (dB):		Reserved	
0 = Disable 1 = Enable				Refer to CIR2[4:1] for decode.			neserveu	
	· · · · · · · · · · · · · · · · · · ·							
CIR17			AUXR input C	ontrol Register			Default = 88h	
Mute:	Rese	erved		Reserved				
0 = Disable 1 = Enable			Gain select for AUXR (dB): Refer to CIR2[4:1] for decode.					
00040				il i i se a si a i se a si a i a i a a se a se				
CIR18	· · · · · · · · · · · · · · · · · · ·	·····	LINEL Input C	ontrol Register			Default = 88h	
Mute:	Reserved			Gain select for LINEL (dB):			Reserved	
0 = Disable 1 = Enable			Refer to CIR2[4:1] for decode.					
CIR19	<u> </u>			the state of the s		<u>, 1997 - 1997 - 1</u> 99	and the stars three stars	
	LINER Input Control Register						Default = 88h	
Mute:	Rese	erved	Gain select for LINER inputs (dB):			Reserved		
0 = Disable 1 = Enable			Refer to CIR2[4:1] for decode.					
CIR20	<u>e en l'istrador</u>							
	· · · · · · · · · · · · · · · · · · ·		MICL Input C	ontrol Register			Default = 88h	
Mute:	MICR mixed	Reserved		Gain select for	or MICL (dB):		Reserved	
0 = Disable	into OUTL:			Refer to CIR2[4	1:1] for decode.			
1 = Enable	0 = Disable 1 = Enable							
		<u> El print ( parti ( 160</u>			1999 - 1997 - 1997 - 1998 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 -	na se dese pre		
CIR21	MICR Input Control Register						Default = 88h	
Mute:	MICL mixed	Reserved		Gain select fo	or MICR (dB):		Reserved	
0 = Disable	into OUTR:							
1 = Enable	0 = Disable 1 = Enable			Refer to CIR2[4:1] for decode.				



Page 43

---

----

	Expanded Mo		/					
7	6	5	4	3	2	1	0	
CIR22			OUTL Output C	ontrol Register			Default = 80h	
Mute:	Reserved		Gain	select for OUTL	(dB):		Reserved	
0 = Disable		00000 = 0	01000 = -24	100	000 = -48	11000 = -72		
1 = Enable		00001 = -3	01001 = -27	7 100	001 = -51	11001 =75		
		00010 = -6	01010 = -30	) 100	)10 = -54	11010 = -78		
		00011 = -9	01011 = -33	3 100	011 = -57	11011 = -81		
		00100 = -12	01100 = -36	5 101	00 =60	11100 = -84		
		00101 = -15	01101 = -39	9 101	01 =63	11101 = -87		
		00110 = -18	01110 = -42	2 101	i 10 =66	11110 = -90		
		00111 = -21	01111 = -45	5 101	111 =69	11111 =93		
CIR23			OUTR Output C	ontrol Register	• • • • • • • • • • • • • • • • • • •	and the second second	Default = 80h	
Mute:	Reserved		Gain	select for OUTR	(dB):		Reserved	
0 = Disable							Heserveu	
1 = Enable				o CIR22[5:1] for (	uecode.			
CIR24-CIR27		· · · · · · · · · · · · · · · · · · ·	Rese	erved			Default = 00h	
<u> </u>								
CIR28 Capture Data Format   Audio data format - linear PCM or companded Stereo/mono: <sup>(2)</sup>								
			Stereo/mono:(2)			Reserved		
	all input and outpu		0 = Mono					
	in conjunction with	Dit 5):(1)	1 = Stereo					
000 = Linear, 8-								
001 = µ-law, 8-b								
	3-bit two's complen	nent, Little Endian						
011 = A-Law, 8- 100 = Reserved								
	4-bit, IMA compati	hla						
	4-bit, iMA compati δ-bit two's compler							
111 = Reserved		nent, big Endian						
	' not available in Mo	de 1 (forced to 0)						
	· · · · · · · · · · · · · · · · · · ·		e software driver	should set CDF t	o 8 hit PCM r	mode (R8: FM1,FM-,C	<u> </u>	
(2) Selecting st	ereo results with a	Iternating samples	representing left a	nd right audio ch	annels. Mono	playback plays the s	,). ame a udio sample	
on both cha	innels. Mono captu	ire only captures da	ta from the left au	dio channel.		· ··· · · · · · · · · · · · · · · · ·		
Note: The con	ntents of this registe	er can only be chan	ged if the mode ch	nange bit (WSBa	se+04h[6]) is	enabled (set to 1). W	rites to this realster	
without	the mode change	bit enabled will hav	e no affect.					
CIR29	<u> </u>		Rese	erved	ANNUT		Default = 00h	
CIR30			Canture Upp	er Base Count	uigne <u>en 1.11.3</u>	199 S. Herrighten H.	Defende cot	
			Upper Bas				Default = 00h	
This !	ovte is the unner b	vte of the base cou			t cionificant l	oits of the 16-bit base	no siste s	
		Reads from this	s register return th	e same value wh	nich was writte	en.	register.	
				· · · · · · · · · · · · · · · · · · ·				
CIR31							B. J. 14	
CIR31			Capture Lowe Upper Bas				Default = 00h	

\_

#### Table 5-11 Expanded Mode CIR (cont.)



----

912-3000-035 Revision: 2.1

### 6.0 Electrical Specifications

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

### 6.1 Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
VCC	Supply Voltage	4.5	5.5	v
AVCC	Analog Supply Voltage	4.75	5.25	V
VIN	Input Voltage	-0.5	VCC + 0.5	
VOUT	Output Voltage	-0.5	VCC + 0.5	v
TOP	Operating Temperature	0	70	°C
TSTG	Storage Temperature	-40	125	°C
ESD	ESD Tolerance (Human Body Model MIL883C, 3015.7, Notice 8)	·	1000	V

ESD senstive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although the 82C931 features ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance de gradation or loss of functionality.

### 6.2 DC Characteristics: 5.0 Volt (VCC = 5.0V ±5%, TA = 0°C to +70°C)

Symbol	Parameter	Min	Max	Unit	Condition
VIL	Low Level Input Voltage	-0.3	0.8	V	VCC = 5.5V
VIH	High Level Input Voltage	2.4	VCC + 0.3	V	VCC = 4.5V
VIHa	High Level Input Voltage for RESET	3.5	VCC + 0.3	v	VCC = 4.5V
VOL	Low Level Output Voltage		0.2	V	IOL = 4mA, VCC = 4.5
VOH	High Level Output Voltage	VCC - 0.5	5.5	V	IOH = -4mA VCC = 5.5V
IIL	Input Leakage Current		10	μA	VCC = 5.5V
llLa	Input Leakage Current with 5K ohm Pull-up Resistor	-100	-500	μA	VIN = 0V
llLb	Input Leakage Current with 50K ohm Pull-up Resistor	-10	-50	μA	VIN = 0V
IOL	Output Leakage Current		10	μΑ	VCC = 5.5V
IPD	Static or Power-down Mode Current		300	μA	VCC = 5.5V

912-3000-035 Revision: 2.1

\*

## 6.3 General Specifications: 5.0 Volt (VCC = $5.0V \pm 5\%$ , TA = $0^{\circ}C$ to $+70^{\circ}C$ )

Symbol	Parameter	Min	Тур	Max	Unit	Condition
IIL	Low Level Input Current	-10		10	μA	VIN = GND
IIH	High Level Input Current	-10		10	μA	VIN = VCC
IOZ	Tristate Output Leakage Current	-10		10	μA	VOUT = 0/VCC
V-	Schmitt Negative Threshold	0.8 1.5		1.3 2.5	v	TTL-STATIC CMOS-STATIC
V+	Schmitt Positive Threshold	1.4 2.5		2.1 3.5	V	TTL-STATIC CMOS-STATIC
VH	Schmitt Hysteresis		0.6 1.0		v	TTL-STATIC CMOS-STATIC
VIL	low Level Input Voltage			0.8	v	TTL-STATIC
VIH	High Level Input Voltage	2.0			v	TTL-STATIC
VOL	Low Level Output Voltage			0.4	V	TTL-STATIC
VOH	High Level Output Voltage	2.4			v	TTL-STATIC
RPD	Pull-down Resistance	50		200	KΩ	VIN = VCC
RPU	Pull-up Resistance	50		200	ΚΩ	VIN = VCC
CIN	Input Capacitance		<u> </u>	5	pF	Frequency = 1MHz @ 0V
COUT	Output Capacitance			5	pF	Frequency = 1MHz @ 0V
CIO	Bidirectional Capacitance			5	pF	Frequency = 1MHz @ 0V
IOS	Short Circuit Output Current		2	25	mA	VOUT = 0V
IKLU	I/O Latch-Up Current	100			mA	V < GND, V > VCC
VESD	Electrostatic Protection	2000			v	C = 100pF, R = 1.5KΩ

---



Pin Name	Parameter	Min	Тур	Max	Unit	Condition
Inputs			·			
MICR, MICL, LINER, LINEL, CDR, CDL, AUXR, AUXL, CINR, CINL	Signal Bandwidth Input Range	10 0.5		20K 3.0	Hz V	Sine Wave
Outputs	· · · · · · · · · · · · · · · · · · ·	<b>٩</b>	<u> </u>	ł		- I
OUTR, OUTL	Signal Bandwidth Output Range	10 0.5		20K 3.0	Hz V	Sine Wave Load = 10KΩ, 25pF
MIXOUTR, MIXOUTL	Signal Bandwidth Output Range	10		20K	Hz	Sine Wave
VREF1 VREF2			1.75 1.85		v	DC DC

# 6.4 Pin Specifications - Analog (vcc = 5.0v, 25°C)

### 6.5 Volume Setting

Parameter	Min	Тур	Max	Unit	Test Conditions
Input Gain/Atten. Range:			······································	dB	Input @ 1Hz, 2.5Vpp wrt ACOM
16 levels (MIC, LINE, CD, AUX)	-33		12		
16 levels (ADC)	0		22.5		
32 levels (DAC)	-93		0		
32 levels (LOUT)	-46.5		0		
Step Size:			····	dB	
16 levels (MIC, LINE, CD, AUX)	2.6	3.0	3.4		
16 levels (ADC)	1.3	1.5	1.7		
32 levels (DAC)	2.6	3.0	3.4		90 to -81dB)
	2.0	3.0	4.0		(-84 to -93dB)
32 levels (LOUT)					
	1.3	1.5	1.7		
Mute Level		-80		dB	
Signal to Noise Ratio		-80		dB	
Total Harmonic Distortion		0.04		%	
Total Dynamic Range		80		dB	
Interchannel Isolation		60		dB	
Interchannel Gain Mismatch	-0.5		0.5	dB	
Gain Drift		100		ppm/°C	

### 6.6 Analog Characteristics

#### Test conditions

Temp=25 ·C, VDD, VCC=+5v, Input signal= 1kHz sine wave, Analog output passband: 20 Hz to 20kHz, Sample freq = 44.1 kHz

912-3000-035 Revision: 2.1



Page 47

■ 9004196 0001906 T95 ■

#### **DAC test conditions**

16-bit linear mode, Full Scale input, 10 k $\Omega$  output load, measured at Line Out.

#### ADC test conditions

16-bit linear mode, 0 dB Gain, Line Input.

#### 6.6.1 Analog Inputs

Parameters	Min	Тур	Max	Units
Input voltage LINE/CD/AUX/CIN	2.6	2.8	3.1	Vp-p
MIC with 0dB gain	2.6	2.8	3.1	Vp-p
MIC with 20dB gain	0.26	0.28	0.31	Vp-p
Input impedance	10	20		kΩ
Input capacitance			15	pF

#### 6.6.2 Analog Outputs (10kn, 25pF)

Parameters	Min	Тур	Max	Units
Full-scale output voltage (OUTR & OUTL)	2.5	2.8	3.1	Vp-p
Vref		1.85		Volts
Output impedance			600	w
External load impedance	10			k۵

#### 6.6.3 Volume Settings

Parameter	Min	Тур	Мах	Units
Master volume step size	1.3	1.5	1.7	dB
Master volume output atten ran ge		46.5		dB
Mute level		80		dB



Page 48

912-3000-035 Revision: 2.1

#### 6.6.4 Analog-to-Digital Converters

Parameters	Min	Тур	Max	Units
Resolution		16		bits
Total dynamic range	75	85		dB
THD			.025	
Interchannel isolation: Line to Line/CD/Aux/Mic		80		dB
Interchannel gain mismatch	-0.5		+0.5	dB
Gain drift		100	-	ppm/⋅C

-----

#### 6.6.5 Digital-to-Analog Converters

Parameters	Min	Тур	Max	Units
Resolution		16		bits
Total dynamic range	78	95		dB
THD			.022	
Interchannel isolation:		80		dB
Interchannel gain mismatch	-0.5		+0.5	dB
Gain drift		100		ppm/•C

### 6.7 AC Timings

Symbol	Parameter	Min	Max	Unit	Condition
ISA Bus			1	<u> </u>	
tOSCP	OSC (14.318MHz) Frequency	14.0	14.5	MHz	
tOSCH	OSC High Width	32	40	ns	
tOSCL	OSC Low Width	32	40	ns	
tSCKP	SYSCLK Frequency	8	9	MHz	
tSCKH	SYSCLK High Width	50	70	ns	
tSCKL	SYSCLK Low Width	55	70	ns	
tRST	RESET to RESET#	40	80	ns	
tCMDW	IOR#/IOW# Command Width	120		ns	
tWDSU	Write Data Setup to IOW# Rising	30		ns	
tWDHD	Write Data Hold from IOW# Rising	15		ns	
tRAC	Read Access Time	20	50	ns	



# 82C931

Symbol	Parameter	Min	Max	Unit	Condition
tASU	Address Setup to IOR#/IOW# Falling	50		ns	
tAHD	Address Hold from IOR#/IOW# Rising	30		ns	
tDKSU	DACK# Setup to IOR#/IOW# Falling	40		ns	
tDKHD	DACK# Hold from IOR#/IOW# Rising	160		ns	
tDHR	SD Hold from IOR# Rising	0	20	ns	
tDRHD	DRQ Hold from IOR#/IOW# Falling	0	25	ns	
CD-ROM			1	<del>ب</del> ــــــــــ	
tCA	SA to CA Delay	3	20	ns	
tXCS	SA to IDECS1#/3#	5	20	ns	
tCMDD	IOR#/IOW# to XIOR#/XIOW# Delay	3	20	ns	

. . . . .....

### Figure 6-1 RESET and CLK Timing Waveform

\_







Figure 6-2 CD-ROM I/O Read Cycle

Note: For the above timing, AEN = 0, DRQ = 0, and DACKn# = 1.



#### Figure 6-3 CD-ROM I/O Write Cycle

Note: For the above timing, AEN = 0, DRQ = 0, and DACKn# = 1.

912-3000-035 Revision: 2.1

# 82C931









Note: For the above timing, AEN = 1.



912-3000-035 Revision: 2.1

9004196 0001911 352 🎟

912-3000-035 Revision: 2.1 Page 53

Í

91

$ \begin{array}{ c c } \hline \\ \hline $															1
		MAX.	0.018	0.113	0.016	0.008	0.555	0.791		0.685	0.921	0.037		0.003	7
	INCH	NOM.	0.014	0.107	0.012	0.004 0.006	0.551	0.787	0.026	0.677	0.913	0.031	0.063		
		MIN	0.010	0.101	0.008	0.004	0.547	0.783		0.669	0.905	0.025			0
	TER	MAX.	0.45	2.87	0.40	0.20	14.10	20.10		17.40	23.40	0.95		0.08	7
	MILLIMETER	NOM	0.35	2.72	0.30	0.15	14.00	20.00	0.65	17.20	23.20	0.80	1.60		
	Σ	MIN	0.25	2.57	0.20	0.10	13.90	19.90		17.00	23.00	0.65			0
Dwg. No.: AS100PQFP-001 Dwg. Rev.: A0 Unit: MM INCH	SYMBOL		A1	A2	م	U	۵	ш	Ø	PH	Не	_	Ľ	≻	Φ

Figure 7-1 100-pin PQFP, Plastic Quad Flat Pack

 $\left| \right|$ 

He

Е

**Mechanical Packages** 

7.0

PH

A2

A1

 $\Box$ 

Y

# 82C931



Figure 7-2 100-pin TQFP, Thin Quad Flat Package

Note: Pinout for TQFP package is identical to pinout of PQFP package.

