## CMOS DRAM

T-46-23-17

256K × 4 Bit CMOS Dynamic RAM with Fast Page Mode

#### FEATURES

#### • Performance range:

	TRAC	t <sub>CAC</sub>	t <sub>RC</sub>
KM44C256A- 8	80ns	20ns	150ns
KM44C256A-10	100ns	25ns	180ns
KM44C256A-12	120ns	30ns	220ns

• Fast Page Mode operation

- CAS-before-RAS refresh capability
- RAS only and Hidden Refresh capability
- TTL compatible inputs and output
- · Early Write or output Enable Controlled Write
- Single + 5V ± 10% power supply
- 512 cycles/8ms refresh

JEDEC standard pinout

Available in Plastic DIP, SOJ and ZIP

## FUNCTIONAL BLOCK DIAGRAM



## **GENERAL DESCRIPTION**

The Samsung KM44C256A is a CMOS high speed 262,144  $\times$  4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C256A features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS Refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.

The KM44C256A is fabricated using Samsung's advanced CMOS process.

#### **PIN CONFIGURATION**



Pin Name	Pin Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌÉ	Data Output Enable
DQ1-DQ4	Data In/Data Out
Vcc	Power (+5V)
V <sub>SS</sub>	Ground
N.C	No Connection
N.L.	No Lead



#### CMOS DRAM

T-46-23-17

103

#### **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Value	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	- 1 to +7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	- 1 to + 7.0	V
Storage Temperature	T <sub>stg</sub>	- 55 to + 150	°C
Power Dissipation	Po	600	mW
Short Circuit Output Current	los	50	mA

 Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V<sub>ss</sub>, T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
Ground	V <sub>ss</sub>	0	0	0	V
Input High Voltage	VIH	2.4		V <sub>cc</sub> + 1	٧
Input Low Voltage	VIL	- 1.0	-	0.8	v

#### DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Parameter		Min	Max	Units
OPERATING CURRENT* (RAS, CAS, Address cycling @t <sub>RC</sub> = min.)	KM44C256A-8 KM44C256A-10 KM44C256A-12	I <sub>CC1</sub>	_	75 65 55	mA
STANDBY CURRENT (RAS = CAS = VIH)		I <sub>CC2</sub>	—	2	mA
$\frac{RAS-ONLY}{(CAS = V_{H}, RAS} \frac{REFRESH}{RAS} CURRENT*$	KM44C256A-8 KM44C256A-10 KM44C256A-12	lcc3	_	75 65 55	mA
$\label{eq:FAST_PAGE_MODE_CURRENT*} \hline (CAS = V_{IH}, RAS cycling; @t_{PC} = min.)$	KM44C256A-8 KM44C256A-10 KM44C256A-12	lcc4	-	55 45 35	mA
STANDBY CURRENT (RAS = $CAS = V_{cc} - 0.2V$ )		Icc5	-	1	mA
$\overline{CAS}$ -BEFORE-RAS REFRESH CURRENT* (RAS and $\overline{CAS}$ cycling $@t_{Rc} = min.$ )	KM44C256A-8 KM44C256A-10 KM44C256A-12	lccs	_	75 65 55	mA
INPUT LEAKAGE CURRENT (Any input $0 \le V_{IN} \le 6.5V$ , all other pins not under test = 0 volts.)		I <sub>IL</sub>	- 10	10	μA
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V≤V <sub>out</sub> ≤5.5V		lou	- 10	10	μA
OUTPUT HIGH VOLTAGE LEVEL (I <sub>OH</sub> = -5mA)		V <sub>он</sub>	2.4		V
OUTPUT LOW VOLTAGE LEVEL ( $I_{OL} = 4.2 \text{mA}$ )		VoL	<u> </u>	0.4	V

\*Note: Icc1, Icc3, Icc4, and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current.



## CMOS DRAM

CAPACITANCE (T<sub>A</sub> = 25°C)

## T-46-23-17

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>8</sub> )	C <sub>IN1</sub>		6	pF
Input Capacitance (RAS, CAS, W, OE)	C <sub>IN2</sub>		7	pF
Output Capacitance (DQ1-DQ4)	Сра	_	7	DF

# AC CHARACTERISTICS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C, V<sub>cc</sub>=5.0V $\pm$ 10%, See notes 1, 2)

Parameter	Symbol	KM	44C256A-8	KM4	4C256A-10	KM	4C256A-12		
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t <sub>RC</sub>	150	·	180		220	,	ns	· · · -
Read-modify-write cycle time	t <sub>RWC</sub>	205		245		295	il	ns	
Fast page mode cycle time	tPC	50		60		75	1	ns	
Fast page mode read-write cycle time	tPRWG	105	1	125		145		ns	
Access time from RAS	trac	-	80	<u> </u>	100		120		3,4,11
Access time from CAS	tCAC		20		25		30	+	3,4,5
Access time from column address	tAA		40	-	50		60		3,11
Access time from CAS precharge	t <sub>CPA</sub>		45		55	_	65		3
CAS to output in Low-Z	tcLz	5		5		- 5			3
Output buffer turn-off delay	torr	0	25	0	- 30	0	35		7
Transition time (rise and fall)	tr	3	50	3	50	3	50	ns	2
RAS precharge time	t <sub>RP</sub>	60		70		90		ns	
RAS pulse width	tras	80	10,000	100	10,000	120	10,000		
RAS pulse width (fast page mode)	tRASP	80	100,000	100	100,000				
RAS hold time	t <sub>RSH</sub>	20		25		30		ns	
CAS hold time	t <sub>CSH</sub>	80		100		120		ns	
CAS pulse width	t <sub>CAS</sub>	20	10,000	25	10.000	30	10.000	ns	{
RAS to CAS delay time	t <sub>RCD</sub>	25	60	25	75	25	90		4
RAS to column address delay time	t <sub>RAD</sub>	20	40	20	50	20	60		11
CAS to RAS precharge time	t <sub>CRP</sub>	5		5		5			11
CAS precharge time (fast page mode)	tcp	10		10		15		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	15		15		15		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	



7964142 0008163 2 🔳

## KM44C256A

Г

## **CMOS DRAM**

AC CHARACTERISTICS (Continued)

					-
Τ-	46	-2	3	-1	7

Basanadar	0	КМ4	4C256A-8	KM44	C256A-10	256A-10 KM44C			nit Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max		NULES
Column address hold time	t <sub>CAH</sub>	20		20		25		ns	
Column address hold time referenced to RAS	t <sub>AR</sub>	65		75		90		ns	6
Column address to RAS lead time	t <sub>RAL</sub>	40		50		60		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time referenced to CAS	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold time referenced to RAS	t <sub>RAH</sub>	0		0		0		ns	9
Write command hold time	t <sub>wcн</sub>	20		20		25		ns	
Write command hold time referenced to RAS	twcn	65		75		90		ns	6
Write command pulse width	twp	20		20		25		ns	
Write command to RAS lead time	t <sub>awL</sub>	20		25		30		ns	
Write command to CAS lead time	t <sub>CWL</sub>	20		25		30		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	t <sub>DH</sub>	20		20		25		ns	10
Data hold time referenced to RAS	t <sub>DHR</sub>	65		75		90		ns	6
Refresh period	t <sub>REF</sub>		8		8		8	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	50		60		70		ns	8
$\overline{RAS}$ to $\overline{W}$ delay time	t <sub>RWD</sub>	110		135		160		ns	8
Column address to $\overline{W}$ delay time	t <sub>AWD</sub>	70		85		100		ns	8
CAS set-up time (CAS-before-RAS cycle)	t <sub>CSR</sub>	10		10		10		ns	
CAS hold time (CAS-before-RAS cycle)	t <sub>CHR</sub>	30		30		30		ns	
RAS to CAS precharge time	t <sub>RPC</sub>	10		10		10		ns	
CAS precharge time (CAS before RAS counter test cycle)	t <sub>срт</sub>	40		50		60		ns	
RAS hold time referenced to OE	t <sub>ROH</sub>	20		20		20		ns	
OE access time	toeA		20		25		30	ns	
OE to data delay	t <sub>OED</sub>	20		25		30		ns	
Output buffer turn off delay time from OE	t <sub>OEZ</sub>	0	20	0	25	0	30	ns	
								F	1

20

t<sub>оен</sub>

# 2

#### NOTES

OE command hold time

- 1. An initial pause of 200µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- 2.  $V_{IH}(min)$  and  $V_{IL}(max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(min)$  and  $V_{IL}(max)$  and are assumed to be 5ns for all inputs.

3. Measured with a load equivalent to 2 TTL loads and 100pF.

30

ns

25

4. Operation within the  $t_{RCD}(max)$  limit insures that  $t_{RAC}(max)$  can be met.  $t_{RCD}(max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .



#### NOTES (Continued)

- 5. Assumes that  $t_{RCD} \ge t_{RCO}(max)$ .
- 6.  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD}(max)$ .
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- 8. twcs, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub>>t<sub>WCS</sub>(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If t<sub>CWD</sub>≥ t<sub>CWD</sub>(min), t<sub>RWD</sub>≥t<sub>RWD</sub>(min) and t<sub>AWD</sub>≥t<sub>AWD</sub>(min), then the cycle is a read-write cycle and the data output will contain the data read from

the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

. . .

- 9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
- 10. These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the  $t_{RAD}(max)$  limit insures that  $t_{RCD}(max)$  can be met.  $t_{RAD}(max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(max)$  limit, then access time is controlled by  $t_{AA}$ .

#### TIMING DIAGRAMS

#### **READ CYCLE**





106

CMOS DRAM

T-46-23-17

## **CMOS DRAM**

T-46-23-17







## CMOS DRAM

TIMING DIAGRAMS (Continued) READ-MODIFY-WRITE



## FAST PAGE MODE READ CYCLE



T-46-23-17

108

DON'T CARE

.

## KM44C256A

#### **CMOS DRAM**

2





\_\_\_\_109

CMOS DRAM

T-46-23-17

TIMING DIAGRAMS (Continued)

RAS-ONLY REFRESH CYCLE

Note:  $\overline{W}$ ,  $\overline{OE}$  = Don't care



## CAS-BEFORE-RAS REFRESH CYCLE

Note:  $\overline{W}$ ,  $\overline{OE}$ , A = Don't care







## **CMOS DRAM**

T-46-23-17



2

MSUNG Electronics

## **CMOS DRAM**



112<sup>:</sup>

Electronics

#### KM44C256A OPERATION Device Operation

The KM44C256A contains 1,048,576 memory locations organized as 262,144 four-bit words. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM44C256A has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid address inputs.

Operation of the KM44C256A begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM44C256A cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (tRP) requirement.

#### RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tCAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C256A begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

#### Read

A read cycle is achieved by maintaining the write enable input( $\overline{W}$ ) high during a  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition.

If CAS goes low before tRCD(max) and if the column address is valid before tRAD(max) then the access time to valid data is specified by tRAC(min). However, if CAS goes low after tRCD(max) or if the column address becomes valid after tRAD(max), access is specified by tCAC or tAA. In order to achieve the minimum access time, tRAC(min), it is necessary to meet both tRCD(max) and tRAD(max).

The KM44C256A has common data I/O pins. For this reason an output enable control input ( $\overline{OE}$ ) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs,  $\overline{OE}$  must be low for the period of time defined by tOEA and tOEZ.

# SAMSUNG

#### Write

The KM44C256A can perform early write, and readmodify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$ ,  $\overline{OE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CAS}$ , whichever is later.

Early Write: An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CAS}$ . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in he Hi-Z state regardless of the state of the  $\overline{OE}$  input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write timing requirements. This output enable input  $(\overline{OE})$  must be low during the time defined by tOEA and tOEZ for data to appear at the outputs. If tCWD and tRWD are not met the output may contain invalid data. Conforming to the  $\overline{OE}$  timing requirements prevents bus contention on the KM44C256A DQ pins.

#### Data Output

The KM44C256A has a tri-state output buffer which are controlled by  $\overline{CAS}$  and  $\overline{OE}$ . When either  $\overline{CAS}$  or  $\overline{OE}$ is high (VIH) the output are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by tCLZ after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after tCLZ and before the valid data appears at the output. The timing parameters tCAC, tRAC and tAA specify when the valid data will be present at the output. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM44C256A operating cycles is listed below after the corresponding output state produced by the cycle.

Valld Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-only cycle.

Indeterminate Output State: Delayed Write (tCWD or tRWD are not met)

113

#### **CMOS DRAM**

T-46-23-17

### **DEVICE OPERATION** (Continued)

#### Refresh

The data in the KM44C256A is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 8 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses, (A0-A8).

CAS-before-RAS Refresh: The KM44C256A has CASbefore-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tCSR) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{CAS}$  active time and cycling  $\overline{RAS}$ . The KM44C256A hidden refresh cycle is actually a CASbefore-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C256A by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CASbefore-RAS refresh is the preferred method.

## CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS before RAS refresh counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry. The cycle begins as a CASbefore  $\overline{RAS}$  refresh operation. Then, if  $\overline{CAS}$  is brought high and then low again while RAS is held low, the read and write operations are enabled. In this mode, the row address bits A0 through A8 are supplied by the on-chip refresh counter. The A9 bit is set low internally.

#### Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle.



**CMOS DRAM** 

# T-46-23-17

Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

#### Power-up

If RAS = Vss during power-up, the KM44C256A could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that RAS and CAS track with Vcc during power-up or be held at a valid VIH in order to minimize the power-up current.

An initial pause of 200 µsec is required after powerup followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8 msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

#### Termination

The lines from the TTL driver circuits to the KM44C256A inputs act like unterminated transmission lines resulting in significant positive and negative overshoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C256A input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

#### **Board Layout**

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMS these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMS.

ø

#### CMOS DRAM

T-46-23-17

115

#### Decoupling

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the  $V_{cc}$  line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the VCC to VSS voltage (measured at the device pins) should not exceed 500mV.

A high frequency  $0.3\mu$ F ceramic decoupling capacitor should be connected between the V<sub>cc</sub> and ground pins of each KM44C256A using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C256A and they supply much of the current used by the KM44C256A during cycling.

In addition, a large tantalum capacitor with a value of  $47\mu$ F to  $100\mu$ F should be used for bulk decoupling to recharge the  $0.3\mu$ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

#### PACKAGE DIMENSIONS

#### 20-LEAD PLASTIC DUAL IN-LINE PACKAGE





## CMOS DRAM

T-24-23-17



#### 20-PIN PLASTIC ZIGZAG-IN-LINE PACKAGE



Units: Inches (millimeters)

116

an an the second states and a second s