TMS416409A, TMS417409A, TMS426409A, TMS427409A 4194304 BY 4-BIT EXTENDED DATA OUT DYNAMIC RANDOM-ACCESS MEMORIES SMKS893B – AUGUST 1996 – REVISED APRIL 1997

This data sheet is applicable to all TMS41x409As and TMS42x409As symbolized by Revision "B", Revision "E", and subsequent revisions as described in the device symbolization section.

- Organization . . . 4194304 × 4
- Single Power Supply (5 V or 3.3 V)
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	ACCESS TIME	EDO CYCLE
	^t RAC MAX	^t CAC MAX	t _{AA} MAX	^t HPC MIN
'41x409A-50	50 ns	13 ns	25 ns	20 ns
'41x409A-60	60 ns	15 ns	30 ns	25 ns
'41x409A-70	70 ns	18 ns	35 ns	30 ns
'42x409A-50	50 ns	13 ns	25 ns	20 ns
'42x409A-60	60 ns	15 ns	30 ns	25 ns
'42x409A-70	70 ns	18 ns	35 ns	30 ns

- Extended-Data-Out (EDO) Operation
- CAS-Before-RAS (CBR) Refresh
- Low Power Dissipation
- 3-State Unlatched Output
- High-Reliability Plastic 24/26-Lead 300-Mil-Wide Surface-Mount Small-Outline J-Lead (SOJ) Package (DJ Suffix) and 24/26-Lead 300-Mil-Wide Surface-Mount Thin Small-Outline Package (TSOP) (DGA Suffix)
- Operating Free-Air Temperature Range 0°C to 70°C

description

The TMS41x409A and TMS42x409A series are 16777216-bit dynamic random-access memory (DRAM) devices organized as 4194304 words of four bits each.

These devices feature maximum RAS access times of 50, 60, and 70 ns. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

DJ	/DGA P (TOP		
V _{CC}	1	26	USS
DQ1	2	25	DQ4
DQ2	3	24	DQ3
W	4	23	CAS
RAS	5	22	OE
A11 [†]	6	21	A9
A10	8	19	A8
A0	9	18	A7
A1	10	17	A6
A2	11	16	A5
A3	12	15	A4
V _{CC}	13	14	V _{SS}

	PIN NOMENCLATURE
A0-A11 [†]	Address Inputs
DQ1-DQ4	Data In/Data Out
CAS	Column-Address Strobe
NC	No Internal Connection
OE	Output Enable
RAS	Row-Address Strobe
VCC	5-V or 3.3-V Supply [‡]
VSS	Ground
W	Write Enable

[†] A11 is NC for TMS417409A and TMS427409A. [‡] See Available Options Table

AVAILABLE OPTIONS

DEVICE	POWER SUPPLY	SELF REFRESH, BATTERY BACKUP	REFRESH CYCLES
TMS416409A	5 V	-	4096 in 64 ms
TMS417409A	5 V	-	2048 in 32 ms
TMS426409A	3.3 V	-	4096 in 64 ms
TMS427409A	3.3 V	-	2048 in 32 ms

The TMS416409A and TMS417409A are offered in a 24/26-lead plastic surface-mount SOJ package (DJ suffix). The TMS426409A and TMS427409A are offered in a 24/26-lead plastic surface-mount SOJ package (DJ suffix) and a 24/26-lead plastic surface-mount TSOP (DGA suffix). These packages are designed for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

TMS416409A, TMS417409A, TMS426409A, TMS427409A 4194304 BY 4-BIT EXTENDED DATA OUT DYNAMIC RANDOM-ACCESS MEMORIES SMKS893B - AUGUST 1996 - REVISED APRIL 1997

logic symbol (TMS416409A and TMS426409A)[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12.



TMS416409A, TMS417409A, TMS426409A, TMS427409A 4194304 BY 4-BIT EXTENDED DATA OUT DYNAMIC RANDOM-ACCESS MEMORIES SMKS893B – AUGUST 1996 – REVISED APRIL 1997

logic symbol (TMS417409A and TMS427409A)[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12.



SMKS893B – AUGUST 1996 – REVISED APRIL 1997

functional block diagram

TMS416409A, TMS426409A



[†]Column addresses A10 and A11 are not used.

TMS417409A, TMS427409A





operation

extended data out

Extended data out (EDO) allows data output rates of up to 50 MHz for 50-ns devices. When keeping the same row address while selecting random column addresses, the time for row-address setup and hold and for address multiplex is eliminated. The maximum number of columns that can be accessed is determined by t_{RASP} , the maximum RAS low time.

Extended data out does not place the data in/data out pins (DQ pins) into the high-impedance state with the rising edge of \overline{CAS} . The output remains valid for the system to latch the data. After \overline{CAS} goes high, the DRAM decodes the next address. \overline{OE} and \overline{W} can control the output impedance. Descriptions of \overline{OE} and \overline{W} further explain EDO operation benefit.

address: A0-A11 (TMS416409A and TMS426409A) and A0-A10 (TMS417409A and TMS427409A)

Twenty-two address bits are required to decode each of the 4194304 storage cell locations. For the TMS416409A and TMS426409A,12 row-address bits are set up on A0 through A11 and latched onto the chip by the row-address strobe (RAS). Ten column-address bits are set up on A0 through A9. For the TMS417409A and TMS427409A, 11 row-address bits are set up on inputs A0 through A10 and latched onto the chip by RAS. Eleven column-address bits are set up on A0 through A10 and latched on or before the falling edge of RAS and CAS. RAS is similar to a chip enable because it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select, activating the output buffers and latching the address bits into the column-address buffers.

output enable (OE)

 $\overline{\text{OE}}$ controls the impedance of the output buffers. While $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are low and $\overline{\text{W}}$ is high, $\overline{\text{OE}}$ can be brought low or high and the DQs transition between valid data and high impedance (see Figure 8). There are two methods for placing the DQs into the high-impedance state and maintaining that state during $\overline{\text{CAS}}$ high time. The first method is to transition $\overline{\text{OE}}$ high before $\overline{\text{CAS}}$ transitions high and keep $\overline{\text{OE}}$ high for t_{CHO} (hold time, $\overline{\text{OE}}$ from $\overline{\text{CAS}}$) past the $\overline{\text{CAS}}$ transition. This disables the DQs and they remain disabled, regardless of $\overline{\text{OE}}$, until $\overline{\text{CAS}}$ falls again. The second method is to have $\overline{\text{OE}}$ low as $\overline{\text{CAS}}$ transitions high. Then $\overline{\text{OE}}$ can pulse high for a minimum of t_{OEP} (precharge time, $\overline{\text{OE}}$) anytime during $\overline{\text{CAS}}$ high time, disabling the DQs regardless of further transitions on $\overline{\text{OE}}$ until $\overline{\text{CAS}}$ falls again (see Figure 8).

write enable (\overline{W})

The read or write mode is selected through \overline{W} . A logic high on \overline{W} selects the read mode, and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with \overline{OE} grounded. If \overline{W} goes low in an extended-data-out read cycle, the DQs are disabled so long as \overline{CAS} is high (see Figure 9).

data in/data out (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the later falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch with setup and hold times referenced to the later edge. The DQs drive valid data after all access times are met and remain valid except in cases described in the \overline{W} and \overline{OE} sections.



RAS-only refresh

TMS416409A, TMS426409A

A refresh operation must be performed at least once every 64 ms to retain data. This can be achieved by strobing each of the 4096 rows (A0–A11). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

TMS417409A, TMS427409A

A refresh operation must be performed at least once every 32 ms to retain data. This can be achieved by strobing each of the 2048 rows (A0–A10). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

hidden refresh

A hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding \overline{CAS} at V_{IL} after a read operation and cycling \overline{RAS} after a specified precharge period, similar to a RAS-only refresh cycle. The external address is ignored, and the refresh address is generated internally.

CAS-before-RAS (CBR) refresh

CBR refresh is performed by bringing \overline{CAS} low earlier than \overline{RAS} (see parameter t_{CSR}) and holding it low after \overline{RAS} falls (see parameter t_{CHR}). For successive CBR refresh cycles, \overline{CAS} can remain low while cycling \overline{RAS} . The external address is ignored, and the refresh address is generated internally.

power up

To achieve proper device operation, an initial pause of 200 μ s followed by a minimum of eight initialization cycles is required after power up to the full V_{CC} level. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.

test mode

The test mode (see Figure 1) is initiated with a CBR-refresh cycle while simultaneously holding the \overline{W} input low. The entry cycle performs an internal refresh cycle while internally setting the device to perform parallel read or write on subsequent cycles. While in the test mode, any data sequence can be performed. The device exits test mode if a CBR refresh cycle with \overline{W} held high or a \overline{RAS} -only refresh cycle is performed.

In the test mode, the device is configured as 1024K bits × 4 bits for each DQ. Each DQ pin has a separate 4-bit parallel read and write data bus that ignores column addresses A0 and A1. During a read cycle, the four internal bits are compared for each DQ pin. If the four bits agree, DQ goes high; if not, DQ goes low. Test time is reduced by a factor of four for this series.



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

test mode (continued)



NOTE A: The states of \overline{W} , data in, and address are defined by the type of cycle used during test mode.

Figure 1. Test-Mode Cycle



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

absolute maximum ratings over	r operating free-air temperature	range (unless otherwise noted) [†]
-------------------------------	----------------------------------	---

Supply voltage range, V _{CC} (TMS41x409A)	– 1 V to 7 V
Supply voltage range, V _{CC} (TMS42x409A)	– 0.5 V to 4.6 V
Voltage range on any pin (TMS41x409A) (see Note 1)	– 1 V to 7 V
Voltage range on any pin (TMS42x409A) (see Note 1)	– 0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	. − 55°C to 125°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		ТМ	S41x409	A	TMS42x409A			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	3	3.3	3.6	V
VSS	Supply voltage		0			0		V
VIH	High-level input voltage	2.4		6.5	2		V _{CC} + 0.3	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	- 0.3		0.8	V
ТА	Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



TMS416409A, TMS417409A, TMS426409A, TMS427409A 4194304 BY 4-BIT EXTENDED DATA OUT DYNAMIC RANDOM-ACCESS MEMORIES SMKS893B – AUGUST 1996 – REVISED APRIL 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TMS416409A

	PARAMETER	+	'41640	9A-50	'41640	9A-60	'41640	9A-70	UNIT
	PARAMETER	TEST CONDITIONS [†]	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = – 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
Ц	Input current (leakage)	$\label{eq:VCC} \begin{array}{ll} V_{CC} = 5.5 \mbox{ V}, & V_I = 0 \mbox{ V to } 6.5 \mbox{ V}, \\ \mbox{All others} = 0 \mbox{ V to } V_{CC} \end{array}$		± 10		± 10		± 10	μA
IO	Output current (leakage)	$\frac{V_{CC}}{CAS} = 5.5 \text{ V}, \qquad V_{O} = 0 \text{ V to } V_{CC},$		± 10		± 10		± 10	μΑ
I _{CC1} ‡§	Average read- or write-cycle current	V _{CC} = 5.5 V, Minimum cycle		100		80		70	mA
	Average standby	V _{IH} = 2.4 V (TTL), After one memory cycle, RAS and CAS high		2		2		2	mA
ICC2	current	V _{IH} = V _{CC} – 0.2 V (CMOS), <u>After</u> one <u>mem</u> ory cycle, RAS and CAS high		1		1		1	mA
ICC3‡§	Average refresh current (RAS-only refresh or CBR)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		100		80		70	mA
ICC4 ^{‡¶}	Average EDO current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{HPC}}{CAS} = \text{MIN},$ RAS low, CAS cycling		100		90		80	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

§ Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

¶ Measured with a maximum of one address change during each EDO cycle, tHPC



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

TMS417409A

		+	'41740	9A-50	'41740	9A-60	'41740	9A-70	LINUT
	PARAMETER	TEST CONDITIONS [†]	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = – 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V to } 6.5 \text{ V},$ All others = 0 V to V_{CC}		± 10		± 10		± 10	μA
IO	Output current (leakage)	$\frac{V_{CC}}{CAS} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to V}_{CC},$		± 10		± 10		± 10	μA
ICC1 ^{‡§}	Average read- or write-cycle current	V _{CC} = 5.5 V, Minimum cycle		130		110		100	mA
1000	Average standby	V _{IH} = 2.4 V (TTL), After one memory cycle, RAS and CAS high		2		2		2	mA
ICC2	current	$V_{IH} = V_{CC} - 0.2 V (CMOS),$ After one memory cycle, RAS and CAS high		1		1		1	mA
ICC3 ^{‡§}	Average refresh current (RAS-only refresh or CBR)	$\label{eq:V_CC} \begin{array}{ll} V_{CC} = 5.5 \text{ V}, & \underbrace{\text{Minimum cycle,}} \\ \hline \text{RAS} \text{ cycling,} & \underbrace{\text{CAS} \text{ high (RAS only),}} \\ \hline \text{RAS} \text{ low after CAS low (CBR)} \end{array}$		130		110		100	mA
ICC4 ^{‡¶}	Average EDO current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{HPC}}{CAS} = \text{MIN},$ RAS low, CAS cycling		110		90		80	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

\$ Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$ \$ Measured with a maximum of one address change during each EDO cycle, t_{HPC}



TMS416409A, TMS417409A, TMS426409A, TMS427409A 4194304 BY 4-BIT EXTENDED DATA OUT DYNAMIC RANDOM-ACCESS MEMORIES SMKS893B - AUGUST 1996 - REVISED APRIL 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

TMS426409A

DAG			a †	'426409	A-50	'426409	A-60	'426409/	۹-70	UNIT
PAr	RAMETER	TEST CONDITION	SI	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Varia	High-level	I _{OH} = - 2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	I _{OH} = - 100 μA	LVCMOS	V _{CC} -0.2		V _{CC} -0.2		V _{CC} -0.2		V
Max	Low-level	I _{OL} = 2 mA	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	I _{OL} = 100 μA	LVCMOS		0.2		0.2		0.2	v
I	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, V_I = 0 \text{ V tr}$ All others = 0 V to V_{CC}	o 3.9 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{V_{CC}}{CAS} = 3.6 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V}$	to V _{CC} ,		± 10		± 10		± 10	μΑ
ICC1 ^{‡§}	Average read- or write- cycle current	V _{CC} = 3.6 V, Minimum	cycle		90		70		60	mA
1000	Average	V _{IH} = 2 V (LVTTL) After one memory cycle, RA high	S and CAS		2		2		2	mA
ICC2	standby current	$V_{IH} = V_{CC} - 0.2 V (LVCMO)$ After one memory cycle, RA high			1		1		1	mA
ICC3‡§	Average refresh current (RAS-only refresh or CBR)	$\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \text{Minimum} \\ \frac{RAS}{CAS} \text{ cycling,} \\ \frac{CAS}{RAS} \text{ high } (RAS - only refresh \\ RAS \text{ low after CAS low } (CBI)$),		90		70		60	mA
ICC4 ^{‡¶}	Average EDO current	$\frac{V_{CC}}{RAS \text{ low}} = 3.6 \text{ V}, \qquad \frac{t_{HPC}}{CAS \text{ cyclic}} = M$			100		90		80	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

 \S Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$ ¶ Measured with a maximum of one address change during each EDO cycle, t_{HPC}



TMS416409A, TMS417409A, TMS426409A, TMS427409A 4194304 BY 4-BIT EXTENDED DATA OUT DYNAMIC RANDOM-ACCESS MEMORIES SMKS893B - AUGUST 1996 - REVISED APRIL 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

TMS427409A

			_ +	'427409	A-50	'427409/	۹-60	'427409/	'427409A-70	
PA	RAMETER	TEST CONDITION	ST	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Varia	High-level	I _{OH} = - 2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	I _{OH} = - 100 μA	LVCMOS	V _{CC} -0.2		V _{CC} -0.2		V _{CC} -0.2		v
Ver	Low-level	I _{OL} = 2 mA	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	I _{OL} = 100 μA	LVCMOS		0.2		0.2		0.2	V
l	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, V_I = 0 \text{ V tr}$ All others = 0 V to V_{CC}	o 3.9 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{V_{CC}}{CAS} = 3.6 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V}$	to V _{CC} ,		± 10		± 10		± 10	μΑ
ICC1 ^{‡§}	Average read- or write- cycle current	V _{CC} = 3.6 V, Minimum	cycle		120		100		90	mA
1000	Average	V _{IH} = 2 V (LVTTL) After one memory cycle, RA high	S and CAS		2		2		2	mA
ICC2	standby current	$V_{IH} = V_{CC} - 0.2 V (LVCMO)$ After one memory cycle, RA high			1		1		1	mA
ICC3‡§	Average refresh current (RAS-only refresh or CBR)	$\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \text{Minimum} \\ \frac{RAS}{CAS} \text{ cycling,} \\ \frac{CAS}{RAS} \text{ high } (RAS - only refresh \\ RAS low after CAS low (CBI$),		120		100		90	mA
ICC4 ^{‡¶}	Average EDO current	$\frac{V_{CC}}{RAS low,} = 3.6 \text{ V}, \qquad \frac{t_{HPC}}{CAS cyclic} = M$			110		90		80	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

§ Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

I Measured with a maximum of one address change during each EDO cycle, tHPC



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A11 [†]		5	pF
C _{i(OE)}	Input capacitance, OE		7	pF
C _{i(RC)}	Input capacitance, CAS and RAS		7	pF
C _{i(W)}	Input capacitance, W		7	pF
Co	Output capacitance [‡]		7	pF

[†]A11 is NC (no internal connection) for TMS417409A and TMS427409A.

 $\ddagger \overline{CAS}$ and $\overline{OE} = V_{IH}$ to disable outputs

NOTE 3: V_{CC} = NOM supply voltage ±10%, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

	PARAMETER		'41x409A-50 '42x409A-50		'41x409A-60 '42x409A-60		'41x409A-70 '42x409A-70	
			MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column address (see Note 5)		25		30		35	ns
^t CAC	Access time from CAS (see Note 5)		13		15		18	ns
^t CPA	Access time from CAS precharge (see Note 5)		28		35		40	ns
^t RAC	Access time from RAS (see Note 5)		50		60		70	ns
^t OEA	Access time from OE (see Note 5)		13		15		18	ns
^t CLZ	Delay time, CAS to output in low impedance	0		0		0		ns
^t REZ	Output buffer turn off delay from RAS (see Note 6)	3	13	3	15	3	18	ns
^t CEZ	Output buffer turn off delay from CAS (see Note 6)	3	13	3	15	3	18	ns
^t OEZ	Output buffer turn off delay from \overline{OE} (see Note 6)	3	13	3	15	3	18	ns
tWEZ	Output buffer turn off delay from \overline{W} (see Note 6)	3	13	3	15	3	18	ns

NOTES: 4. With ac parameters, it is assumed that $t_T = 2$ ns.

5. For TMS42x409A, access times are measured with output reference levels of V_{OH} = 2 V and V_{OL} = 0.8 V.

6. The maximum values of tREZ, tCEZ, tOEZ, and tWEZ are specified when the output is no longer driven. Data in should not be driven until one of the applicable maximum specifications is satisfied.



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

			'41x409A-50 '42x409A-50		'41x409A-60 '42x409A-60		'41x409A-70 '42x409A-70	
		MIN	MAX	MIN	MAX	MIN	MAX	
^t HPC	Cycle time, EDO page mode, read-write	20		25		30		ns
^t PRWC	Cycle time, EDO read-write	57		68		78		ns
^t CSH	Delay time, RAS active to CAS precharge	40		48		58		ns
^t CHO	Hold time, OE from CAS	7		10		10		ns
^t DOH	Hold time, output from CAS	5		5		5		ns
^t CAS	Pulse duration, CAS active (see Note 7)	8	10000	10	10000	12	10000	ns
tWPE	Pulse duration, \overline{W} active (output disable only)	7		7		7		ns
^t OCH	Setup time, OE before CAS	8		10		10		ns
^t CP	Pulse duration, CAS precharge	8		10		10		ns
^t OEP	Precharge time, OE	5		5		5		ns

NOTES: 4: With ac parameters, it is assumed that $t_T = 2$ ns.

7. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

		'41x409A-50 '41x409A-60 '42x409A-50 '42x409A-60		'41x409A-70 '42x409A-70		UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	1
tRC	Cycle time, random read or write	84		104		124		ns
^t RWC	Cycle time, read-write	111		135		160		ns
^t RASP	Pulse duration, RAS active, fast page mode (see Note 8)	50	100 000	60	100 000	70	100 000	ns
t _{RAS}	Pulse duration, RAS active, non-page mode (see Note 8)	50	10 000	60	10 000	70	10 000	ns
^t RP	Pulse duration, RAS precharge	30		40		50		ns
tWP	Pulse duration, write command	8		10		10	ns	
tASC	Setup time, column address	0		0		0		ns
^t ASR	Setup time, row address	0		0		0		ns
tDS	Setup time, data in (see Note 9)	0		0		0	ns	
^t RCS	Setup time, read command	0		0		0		ns
tCWL	Setup time, write command before CAS precharge	8		10		12		ns
tRWL	Setup time, write command before RAS precharge	8		10		12		ns
tWCS	Setup time, write command before CAS active (early-write only)	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
tWTS	Setup time, \overline{W} low before \overline{RAS} low (test mode only)	10		10		10		ns
^t CSR	Setup time, CAS referenced to RAS (CBR refresh only)	5		5		5		ns
^t CAH	Hold time, column address	8		10		12		ns
^t DH	Hold time, data in (see Note 9)	8		10		12		ns
^t RAH	Hold time, row address	8		10		10		ns
^t RCH	Hold time, read command referenced to CAS (see Note 10)	0		0		0		ns
^t RRH	Hold time, read command referenced to RAS (see Note 10)	0		0		0		ns
tWCH	Hold time, write command during CAS active (early-write only)	8		10		12		ns
^t ROH	Hold time, RAS referenced to OE	8		10		10		ns
tWRH	Hold time, \overline{W} high after \overline{RAS} low (CBR refresh)	10		10		10		ns
tWTH	Hold time, \overline{W} low after \overline{RAS} low (test mode only)	10		10		10		ns
^t CHR	Hold time, CAS referenced to RAS (CBR refresh only)	10		10		10		ns
^t OEH	Hold time, OE command	13		15		18		ns
^t RHCP	Hold time, RAS active from CAS precharge	28		35		40		ns

NOTES: 4. With ac parameters, it is assumed that $t_T = 2$ ns.

8. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.

9. Referenced to the later of CAS or W in write operations

10. Either tRRH or tRCH must be satisfied for a read cycle.



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4) (continued)

			'41x409A-50 '42x409A-50		'41x409A-60 '42x409A-60		'41x409A-70 '42x409A-70		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tAWD Delay time, column address to write command (read-write only)			42		49		57		ns
^t CPW	Delay time, \overline{W} low after xCAS precharge (read-write	only)	45		54		62		ns
^t CRP	Delay time, CAS precharge to RAS		5		5		5		ns
^t CWD	Delay time, CAS to write command (read-write only)		30		34		40		ns
^t OED	Delay time, OE to data in		13		15		18		ns
^t RAD	Delay time, RAS to column address (see Note 11)	Delay time, RAS to column address (see Note 11)		25	12	30	12	35	ns
^t RAL	Delay time, column address to RAS precharge		25		30		35		ns
^t CAL	Delay time, column address to CAS precharge		18		20		25		ns
^t RCD	Delay time, RAS to CAS (see Note 11)		12	37	14	45	14	52	ns
^t RPC	Delay time, RAS precharge to CAS		5		5		5		ns
^t RSH	Delay time, CAS active to RAS precharge		8		10		12		ns
t _{RWD}	Delay time, RAS to write command (read-write only)		67		79		92		ns
t _{TAA}	Access time from address (test mode)		30		35		40		ns
^t TCPA	Access time, from column precharge (test mode)		35		40		45		ns
^t TRAC	Access time, from RAS (test mode)		55		65		75		ns
tŢ	Transition time		2	30	2	30	2	30	ns
town	Refresh time interval	'4x6409A		64		64		64	ms
^t REF	Keiresn time interval	'4x7409A		32		32		32	ms

NOTES: 4. With ac parameters, it is assumed that $t_T = 2$ ns.

11. The maximum value is specified only to ensure access time.



TMS416409A, TMS417409A, TMS426409A, TMS427409A 4194304 BY 4-BIT EXTENDED DATA OUT DYNAMIC RANDOM-ACCESS MEMORIES SMKS893B – AUGUST 1996 – REVISED APRIL 1997

PARAMETER MEASUREMENT INFORMATION



(a) LOAD CIRCUIT

(b) ALTERNATE LOAD CIRCUIT

NOTE A: CL includes probe and fixture capacitance.

DEVICE	V _{CC} (V)	R ₁ (Ω)	R ₂ (Ω)	V _{TH} (V)	R _L (Ω)
'41x409A	5	828	295	1.31	218
'42x409A	3.3	1178	868	1.4	500

Figure 2. Load Circuits for Timing Parameters



SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 3. Read-Cycle Timing



SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

Figure 4. Early-Write-Cycle Timing



SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

Figure 5. Write-Cycle Timing



SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing



SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 7. EDO Read Cycle



SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

NOTE A: Output is turned off by t_{CEZ} if \overline{RAS} goes high during \overline{CAS} low.





SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

Figure 9. EDO Read-Cycle With W Control



SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 10. EDO Early-Write-Cycle Timing



SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 11. EDO Write-Cycle Timing



SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read- and write-timing specifications are not violated.

Figure 12. EDO Read-Write-Cycle Timing



SMKS893B - AUGUST 1996 - REVISED APRIL 1997





Figure 13. RAS-Only Refresh-Cycle Timing



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

PARAMETER MEASUREMENT INFORMATION



Figure 14. Automatic-CBR-Refresh-Cycle Timing



SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

Figure 15. Hidden-Refresh-Cycle (Read) Timing



SMKS893B - AUGUST 1996 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

Figure 16. Hidden-Refresh-Cycle (Write) Timing



SMKS893B – AUGUST 1996 – REVISED APRIL 1997

PARAMETER MEASUREMENT INFORMATION











TMS416409A, TMS417409A, TMS426409A, TMS427409A 4194304 BY 4-BIT EXTENDED DATA OUT DYNAMIC RANDOM-ACCESS MEMORIES SMKS893B – AUGUST 1996 – REVISED APRIL 1997

MECHANICAL DATA

DJ (R-PDSO-J24/26)

PLASTIC SMALL-OUTLINE J-LEAD PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).



SMKS893B – AUGUST 1996 – REVISED APRIL 1997

MECHANICAL DATA

DGA (R-PDSO-G24/26)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

device symbolization (TMS416409A illustrated)







IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated