Tandy 200 Technical Reference Manual 26-3861

Chip opecifications are reprinted by permission of Hitachi America, Ltd., Semiconductor and I.C. Sales and Service Division.

Tandy 200 Technical Reference Manual: [©]1986, Tandy Corporation All Rights Reserved.

Reproduction or use, without express written permission from Tandy Corporation and/or its licensor, of any portion of this manual is prohibited. While reasonable efforts have been taken in the preparation of this manual to assure its accuracy, Tandy Corporation assumes no liability resulting from any errors or omissions in this manual, or from the use of the information contained herein.

Tandy and Radio Shack are registered trademarks of Tandy Corporation.

10 9 8 7 6 5 4 3 2 1

TERMS AND CONDITIONS OF SALE AND LICENSE OF TANDY COMPUTER EQUIPMENT AND SOFTWARE PURCHASED FROM RADIO SHACK COMPANY-OWNED COMPUTER CENTERS, RETAIL STORES AND RADIO SHACK FRANCHISEES OR DEALERS AT THEIR AUTHORIZED LOCATIONS

LIMITED WARRANTY

L **CUSTOMER OBLIGATIONS**

- CUSTOMER assumes full responsibility that this computer hardware purchased (the "Equipment"), and any copies of software included with the Equipment or licensed separately (the "Software") meets the specifications, capacity, capabilities, eventuality, and other requirements of CUSTOMER. CUSTOMER assumes full responsibility for the condition and effectiveness of the operating environment in which
- the Equipment and Software are to function, and for its installation.
- LIMITED WARRANTIES AND CONDITIONS OF SALE ١.
 - LIMITED WARRANTIES AND CONDITIONS OF SALE A. For a period of ninety (90) calendar days from the date of the Radio Shack sales document received upon purchases of the Equipment. RADIO SHACK warrants to the original CUSTOMER that the Equipment and the medium upon which the Software is stored is free from manufacturing defects. This warranty is only applicable to purchases of the Equipment by the original customer from Radio Shack company-owned computer centers, retail stores, and Radio Shack franchisees and dealers at their authorized locations. The warranty is void if the Equipment's case or cabinet has been opened, or if the Equipment or Software has been subjected to improper or abnormal use. If a manufacturing defect is discovered during the stated warranty period, the defective Equipment must be returned to a Radio Shack Computer Center, a Radio Shack retail store, a participating Radio Check franchise a cardioretion Padio. Shack depart reneir along with a conv of the sales document or Network of the sales of a cardioretion Padio. Shack depart reneir along with a conv of the sales document or Network of the patient of the sales document of the sales document or Software has been subjected to improper or abnormal use. If a manufacturing affect is discovered during the stated warranty period, the defective Equipment must be returned to a Radio Shack Computer Center, a Radio Shack retail store, a participating Radio Check templete or a control to a control to Radio Rack defect for reneir along with a conv of the sales document or Network templetes or a cardioretion Padio Shack defect for reneir along with a conv of the sales document or Network templetes or a cardioretion Padio Shack defect for reneir along with a conv of the sales document or Network templetes or a cardioretion Padio Shack defect for reneir along with a conv of the sales document or Network templetes or a cardioretion Padio Shack defect for reneir along with a conv of the sales document or Network templetes or a cardioretion Padio Shack def Shack franchises or a participating Radio Shack dealer for repair, along with a copy of the sales document or lease agreement. The original CUSTOMER'S sole and exclusive remedy in the event of a defect is limited to the correction of the defect by repair, replacement, or refund of the purchase price, at RADIO SHACK'S election and sole expense. RADIO SHACK has no obligation to replace or repair expendable items.
 - sole expense. RADIO SHACK has no obligation to replace or repair expendable items. B. RADIO SHACK makes no warranty as to the design, capability, capacity, or suitability for use of the Software, except as provided in this paragraph. Software is licensed on an "As IS" basis, without warranty. The original CUSTOMER'S exclusive remedy, in the event of a Software manufacturing defect, is its repair or replacement within thirty (30) calendar days of the date of the Radio Shack sales document received upon license of the Software. The defective Software shall be returned to a Radio Shack Computer Center, a Radio Shack retail store, a participating Radio Shack tranchisee or Radio Shack dealer along with the sales document.
 - Except as provided herein no employee, agent, franchisee, dealer or other person is authorized to give any warranties of any nature on behalf of RADIO SHACK. C.
 - RELATION OF MERCHANTABILITY OF FITNESS FOR A PARTICULAR PURPOSE IS LIMITED IN ITS DURATION WARRANTY OF MERCHANTABILITY OF FITNESS FOR A PARTICULAR PURPOSE IS LIMITED IN ITS DURATION TO THE DURATION OF THE WRITTEN LIMITED WARRANTIES SET FORTH HEREIN. D.
 - Some states do not allow limitations on how long an implied warranty lasts, so the above limitation(s) may not Ε. apply to CUSTOMER.

III. LIMITATION OF LIABILITY

ITATION OF LIABILITY EXCEPT AS PROVIDED HEREIN, RADIO SHACK SHALL HAVE NO LIABILITY OR RESPONSIBILITY TO CUSTOMER FOR ANY OTHER PERSON OR ENTITY WITH RESPECT TO ANY LIABILITY, LOSS OR DAMAGE CAUSED OR ALLEGED TO BE CAUSED DIRECTLY OR INDIRECTLY BY "EQUIPMENT" OR "SOFTWARE" SOLD, LEASED, LICENSED OR FURNISHED BY RADIO SHACK, INCLUDING, BUT NOT LIMITED TO, ANY INTERRUPTION OF SERVICE, LOSS OF BUSINESS OR ANTICIPATORY PROFITS OR CONSEQUENTIAL DAMAGES RESULTING THE USE OR OPERATION OF THE "EQUIPMENT" OR "SOFTWARE." IN NO EVENT SHALL RADIO SHACK B LIABLE FOR LOSS OF FUSINESS OR ANTICIPATORY PROFITS OR CONSEQUENTIAL DAMAGES ARISING OUT OF ANY BREACH OF THIS WARRANTY OR IN ANY MANNER ARISING OUT OF OR CONNECTED WITH THE SALE, LEASE, LICENSE, USE OR ANTICIPATED USE OF THE "EQUIPMENT" OR "SOFTWARE." MOTWITISTINDING THE ABOVE LIMITATIONS AND WARRANTES, RADIO SHACK'S LIABILITY HEREUNDER FOR DAMAGES INCUMRED BY CUSTOMER OR OTHER SHALL NOT EXCEED THE AMOUNT PAID BY CUSTOMER FOR THE PARTICULAR "EQUIPMENT" OR "SOFTWARE." INVOLVED. RADIO SHACK'S ILIDIPMENT" OR "SOFTWARE."

- RADIO SHACK shall not be liable for any damages caused by delay in delivering or furnishing Equipment and/or B. Software.
- No action arising out of any claimed breach of this Warranty or transactions under this Warranty may be brought more than two (2) years after the cause of action has accrued or more than four (4) years after the date of the Radio Shack sales document for the Equipment or Software, whichever first occurs. Some states do not allow the limitation or exclusion of incidental or consequential damages, so the above C.
- Dlimitation(s) or exclusion(s) may not apply to CUSTOMER.

IV. **SOFTWARE LICENSE**

RADIC SHACK grants to CUSTOMER a non-exclusive, pald-up license to use the TANDY Software on one computer, subject to the following provisions:

- Except as otherwise provided in this Software License, applicable copyright laws shall apply to the Software. Title to the medium on which the Software is recorded (cassette and/or diskette) or stored (ROM) is transferred to
- 8. CUSTOMER, but not title to the Software.
- CUSTOMER, but not the converse. The source of the converse of the source C. terminal on which Software is to be used simultaneously
- CUSTOMER shall not use, make, manufacture, or reproduce copies of Software except for use on one computer and as is specifically provided in this Software License. Customer is expressly prohibited from disassembling the D. Software
- Somware. CUSTOMER is permitted to make additional copies of the Software only for backup or archival purposes or if additional copies are required in the operation of one computer with the Software, but only to the extent the Software allows a backup copy to be made. However, for TRSDOS Software, CUSTOMER is permitted to make a limited number of additional copies for CUSTOMER'S own use. CUSTOMER may resel or distribute ummodified copies of the Software provided CUSTOMER has purchased one copy of the Software for each one sold or distributed. The provisions of this Software License shall also be applicable to third parties receiving copies of the Software from CUSTOMER. All convintion topices shall be retained on all consist of the Software. E.
- F.
- All copyright notices shall be retained on all copies of the Software.

V.

- APPLICABILITY OF WARRANTY A. The terms and conditions of this Warranty are applicable as between RADIO SHACK and CUSTOMER to either a sale of the Equipment and/or Software License to CUSTOMER or to a transaction whereby Radio Shack sells or conveys such Equipment to a third party for lease to CUSTOMER.
- The limitations of liability and Warranty provisions herein shall inure to the benefit of RADIO SHACK, the author, owner and or licensor of the Software and any manufacturer of the Equipment sold by Radio Shack. B.

STATE LAW RIGHTS VI.

The warranties granted herein give the original CUSTOMER specific legal rights, and the original CUSTOMER may have other rights which vary from state to state. 8/85

CONTENTS

INTRODUCTION	1-1
External View	
Internal View	1-4
Specifications	1-6
THEORY OF OPERATION	2-1
General	2-1
Block Diagram	
CPU	2.4
Memory	2-4
Address Decoding and Bank Selection Circuit	
I/O Map	2-7
Ketheard	2-8
Keyboard	2-11
Cassette Interface Circuit	2-12
Printer Interface Circuit	2-13
Bar Code Reader Interface Circuit	2-14
Buzzer Control Circuit	
Clock Control Cirucit	2-16
Serial Interface Circuit	2-20
LCD	2-30
Power Supply and Auto-Power ON/OFF Circuit	2-39
APPENDIX A/ INSTALLATIONS	A-1
Installation of Operational RAMs and ROM	A-1
Installation of Nickel-Cadmium Batteries	A-1
APPENDIX B/ KEYBOARD LAYOUT, CONNECTOR PIN	
ASSIGNMENTS AND CHARACTER CODE TABLE	B-1
Keyboard Layout	B-1
Connector Pin Assignments	B-2
Character Code Table	B-7
APPENDIX C/ TECHNICAL INFORMATION	
80C85A	
81C55	
82C51A	
Basic Construction of LCD	C-29
HM6264LFP-12	
HM6264LP-10	C-37
HN613256P	C-45
HN61364P	C-49
MC14412	C-51
RP5C01	
	-
APPENDIX D/ 200 ROM INFORMATION	D-1

List of Illustrations

DESCRIPTION

FIGURE NUMBER

1.11

PAGE

1	Front View 1	-2
2	Rear View 1	-2
3	Bottom View 1	-3
	Main PCB 1	
5	LCD PCB 1	-5
6	Memory PCB 1	-5

8 Block Diagram 2-3 9 Functional Block Diagram of Bus Separation Circuit 2-4 10 Memory Map 2-5 11 Internal Wiring Diagram of RAM Package 2-6 12 Bank Selection Circuit 2-7 13 I/O Address Decoding Circuit 2-8 14 I/O Map and I/O Port Description 2-9 15 Condition of Pressing "T" Key 2-11 16 Write Circuit of Cassette Interface 2-11 17 Read Circuit of Cassette Interface 2-11 18 Remote Circuit of Cassette Interface 2-11 19 Printer Interface Circuit 2-12 19 Printer Interface Circuit 2-14 20 Bar Code Reader Interface Circuit 2-14 21 Buzzer Control Circuit 2-14 21 Buzzer Control Circuit 2-14 21 Buzzer Control Circuit 2-14 22 RP5C01 Internal Block Diagram of the Serial Interface 2-24 23 Flowchart for the TIMER IC 2-14 24 Functional Block Diagram of the Serial Interface	7	Organization	2-1
10 Memory Map 2-5 11 Internal Wiring Diagram of RAM Package 2-6 12 Bank Selection Circuit 2-7 13 I/O Address Decoding Circuit 2-8 14 I/O Map and I/O Port Description 2-9 15 Condition of Pressing "T" Key 2-11 10 Write Circuit of Cassette Interface 2-11 17 Read Circuit of Cassette Interface 2-11 18 Remote Circuit of Cassette Interface 2-11 19 Printer Interface Circuit 2-12 19 Printer Interface Circuit 2-14 10 Bar Code Reader Interface Circuit 2-14 11 Buzzer Control Circuit 2-14 12 RP5C01 Internal Block Diagram 2-16 13 Flowchart for the TIMER IC 2-14 14 Functional Block Diagram of the Serial Interface 2-22 15 RS-232C/MODEM Selection Circuit 2-22 16 RS-232C Interface Circuit 2-24 17 Reception Filter Circuit 2-22 18 Reception Filter Circuit 2-22	8	Block Diagram	2-3
10 Memory Map 2-5 11 Internal Wiring Diagram of RAM Package 2-6 12 Bank Selection Circuit 2-7 13 I/O Address Decoding Circuit 2-8 14 I/O Map and I/O Port Description 2-9 15 Condition of Pressing "T" Key 2-11 10 Write Circuit of Cassette Interface 2-11 17 Read Circuit of Cassette Interface 2-11 18 Remote Circuit of Cassette Interface 2-11 19 Printer Interface Circuit 2-12 19 Printer Interface Circuit 2-14 10 Bar Code Reader Interface Circuit 2-14 11 Buzzer Control Circuit 2-14 12 RP5C01 Internal Block Diagram 2-16 13 Flowchart for the TIMER IC 2-14 14 Functional Block Diagram of the Serial Interface 2-22 15 RS-232C/MODEM Selection Circuit 2-22 16 RS-232C Interface Circuit 2-24 17 Reception Filter Circuit 2-22 18 Reception Filter Circuit 2-22	9	Functional Block Diagram of Bus Separation Circuit	2-4
11 Internal Wiring Diagram of RAM Package 2-6 12 Bank Selection Circuit 2-7 13 I/O Address Decoding Circuit 2-8 14 I/O Map and I/O Port Description 2-9 15 Condition of Pressing "T" Key 2-11 16 Write Circuit of Cassette Interface 2-11 17 Read Circuit of Cassette Interface 2-11 18 Remote Circuit of Cassette Interface 2-11 19 Printer Interface Circuit 2-12 12 Bar Code Reader Interface Circuit 2-12 12 Buzzer Control Circuit 2-12 12 RP5C01 Internal Block Diagram 2-16 12 RP5C01 Internal Block Diagram of the Serial Interface 2-22 13 Flowchart for the TIMER IC 2-16 14 Functional Block Diagram of the Serial Interface 2-22 15 Rescaption Filter Circuit 2-22 16 Reception Filter Circuit 2-22 17 Read Circuit Circuit 2-22 18 Remote Circuit 2-22 19 Reception Filter Circuit 2	10	Memory Map	2-5
12 Bank Selection Circuit 2-7 13 I/O Address Decoding Circuit 2-8 14 I/O Map and I/O Port Description 2-9 15 Condition of Pressing "T" Key 2-1 16 Write Circuit of Cassette Interface 2-11 17 Read Circuit of Cassette Interface 2-11 18 Remote Circuit of Cassette Interface 2-11 19 Printer Interface Circuit 2-12 20 Bar Code Reader Interface Circuit 2-14 21 Buzzer Control Circuit 2-14 22 RP5C01 Internal Block Diagram 2-16 23 Flowchart for the TIMER IC 2-16 24 Functional Block Diagram of the Serial Interface 2-22 25 RS-232C/MODEM Selection Circuit 2-22 26 RS-232C Interface Circuit 2-22 27 MODEM IC and Peripheral Circuit 2-22 28 Transmission Filter Circuit 2-22 29 Reception Filter Circuit 2-22 20 MODEM Connector Interface Circuit 2-22 30 Internal Block Diagram of HD61830B	11	Internal Wiring Diagram of RAM Package	2-6
13 I/O Address Decoding Circuit 2-8 14 I/O Map and I/O Port Description 2-9 15 Condition of Pressing "T" Key 2-1 16 Write Circuit of Cassette Interface 2-11 17 Read Circuit of Cassette Interface 2-11 18 Remote Circuit of Cassette Interface 2-11 19 Printer Interface Circuit 2-12 20 Bar Code Reader Interface Circuit 2-14 21 Buzzer Control Circuit 2-14 22 RP5C01 Internal Block Diagram 2-16 23 Flowchart for the TIMER IC 2-16 24 Functional Block Diagram of the Serial Interface 2-22 25 RS-232C Interface Circuit 2-22 26 RS-232C Interface Circuit 2-22 27 MODEM IC and Peripheral Circuit 2-22 28 Transmission Filter Circuit 2-22 29 Reception Filter Circuit 2-22 20 MODEM Connector Interface Circuit 2-22 29 Internal Block Diagram of HD61830B 2-33 20 Internal Block Diagram of HD61103 <td>12</td> <td>Bank Selection Circuit</td> <td>2-7</td>	12	Bank Selection Circuit	2-7
14 I/O Map and I/O Port Description 2-9 15 Condition of Pressing "T" Key 2-1 16 Write Circuit of Cassette Interface 2-11 17 Read Circuit of Cassette Interface 2-11 18 Remote Circuit of Cassette Interface 2-11 19 Printer Interface Circuit 2-12 20 Bar Code Reader Interface Circuit 2-14 21 Buzzer Control Circuit 2-14 22 RP5C01 Internal Block Diagram 2-16 23 Flowchart for the TIMER IC 2-16 24 Functional Block Diagram of the Serial Interface 2-22 25 RS-232C Interface Circuit 2-22 26 RS-232C Interface Circuit 2-22 27 MODEM IC and Peripheral Circuit 2-22 28 Transmission Filter Circuit 2-22 29 Reception Filter Circuit 2-22 20 MODEM Connector Interface Circuit 2-22 29 Reception Filter Circuit 2-22 20 MODEM Connector Interface Circuit 2-22 21 Tone Signal Generator Circuit	13	I/O Address Decoding Circuit	2-8
15 Condition of Pressing "T" Key 2-1 16 Write Circuit of Cassette Interface 2-1 17 Read Circuit of Cassette Interface 2-1 18 Remote Circuit of Cassette Interface 2-1 19 Printer Interface Circuit 2-1 20 Bar Code Reader Interface Circuit 2-1 21 Buzzer Control Circuit 2-1 22 RP5C01 Internal Block Diagram 2-1 23 Flowchart for the TIMER IC 2-1 24 Functional Block Diagram of the Serial Interface 2-2 25 RS-232C/MODEM Selection Circuit 2-2 26 RS-232C Interface Circuit 2-2 27 MODEM IC and Peripheral Circuit 2-2 28 Transmission Filter Circuit 2-2 29 Reception Filter Circuit 2-2 20 MODEM Connector Interface Circuit 2-2 21 Tone Signal Generator Circuit 2-2 21 Internal Block Diagram of HD61830B 2-3 31 Internal Block Diagram of HD61103 2-3 32 Internal Block Diagram of HD61103	14	I/O Map and I/O Port Description	2-9
10 Write Circuit of Cassette Interface 2-11 17 Read Circuit of Cassette Interface 2-11 18 Remote Circuit of Cassette Interface 2-11 19 Printer Interface Circuit 2-11 20 Bar Code Reader Interface Circuit 2-11 21 Buzzer Control Circuit 2-11 22 RP5C01 Internal Block Diagram 2-11 23 Flowchart for the TIMER IC 2-11 24 Functional Block Diagram of the Serial Interface 2-21 25 RS-232C/MODEM Selection Circuit 2-22 26 RS-232C Interface Circuit 2-22 27 MODEM IC and Peripheral Circuit 2-22 28 Transmission Filter Circuit 2-22 29 Reception Filter Circuit 2-22 20 MODEM Connector Interface Circuit 2-22 31 Tone Signal Generator Circuit 2-22 32 Internal Block Diagram of HD61103 2-33 33 Internal Block Diagram of HD61103 2-33 34 Output Waveform of HD61103 2-34 33 Internal Block Diagram of HD61	15	Condition of Pressing "T" Key	2-11
17 Read Circuit of Cassette Interface 2-17 18 Remote Circuit of Cassette Interface 2-17 19 Printer Interface Circuit 2-17 20 Bar Code Reader Interface Circuit 2-17 21 Buzzer Control Circuit 2-17 22 RP5C01 Internal Block Diagram 2-16 23 Flowchart for the TIMER IC 2-16 24 Functional Block Diagram of the Serial Interface 2-26 25 RS-232C/MODEM Selection Circuit 2-26 26 RS-232C Interface Circuit 2-26 27 MODEM IC and Peripheral Circuit 2-26 28 Transmission Filter Circuit 2-26 29 Reception Filter Circuit 2-26 20 MODEM Connector Interface Circuit 2-26 29 Reception Filter Circuit 2-26 30 Internal Block Diagram of HD61830B 2-37 31 Internal Block Diagram of HD61103 2-37 33 Internal Block Diagram of HD61100 2-38 33 Internal Block Diagram of HD61100 2-38 33 Internal Block Diagram of HD6	10	Write Circuit of Cassette Interface	2-12
18 Remote Circuit of Cassette Interface 2-13 19 Printer Interface Circuit 2-14 20 Bar Code Reader Interface Circuit 2-14 21 Buzzer Control Circuit 2-14 22 RP5C01 Internal Block Diagram 2-16 23 Flowchart for the TIMER IC 2-16 24 Functional Block Diagram of the Serial Interface 2-26 25 RS-232C/MODEM Selection Circuit 2-26 26 RS-232C Interface Circuit 2-26 27 MODEM IC and Peripheral Circuit 2-26 28 Transmission Filter Circuit 2-26 29 Reception Filter Circuit 2-26 29 Reception Filter Circuit 2-26 30 MODEM Connector Interface Circuit 2-26 31 Internal Block Diagram of HD61830B 2-33 32 Internal Block Diagram of HD61103 2-33 33 Internal Block Diagram of HD61100 2-34 33 Internal Block Diagram of HD61100 2-34 33 Internal Block Diagram of HD61100 2-34 34 Output Waveform of HD61100 <td>17</td> <td>Read Circuit of Cassette Interface</td> <td>2-12</td>	17	Read Circuit of Cassette Interface	2-12
19 Printer Interface Circuit 2-14 20 Bar Code Reader Interface Circuit 2-14 21 Buzzer Control Circuit 2-14 22 RP5C01 Internal Block Diagram 2-16 23 Flowchart for the TIMER IC 2-16 24 Functional Block Diagram of the Serial Interface 2-26 25 RS-232C/MODEM Selection Circuit 2-26 26 RS-232C Interface Circuit 2-26 27 MODEM IC and Peripheral Circuit 2-26 28 Transmission Filter Circuit 2-26 29 Reception Filter Circuit 2-26 29 Reception Filter Circuit 2-26 30 MODEM Connector Interface Circuit 2-26 31 Internal Block Diagram of HD61830B 2-37 32 Internal Block Diagram of HD61103 2-33 33 Internal Block Diagram of HD61103 2-33 34 Output Waveform of HD61100 2-34 35 Internal Block Diagram of HD61100 2-34 36 Output Waveform of HD61100 2-34 37 Driving Waveform of LCD 2-34 <td>18</td> <td></td> <td></td>	18		
20 Bar Code Reader Interface Circuit 2-10 21 Buzzer Control Circuit 2-10 22 RP5C01 Internal Block Diagram 2-10 23 Flowchart for the TIMER IC 2-10 24 Functional Block Diagram of the Serial Interface 2-20 25 RS-232C/MODEM Selection Circuit 2-20 26 RS-232C Interface Circuit 2-20 27 MODEM IC and Peripheral Circuit 2-20 28 Transmission Filter Circuit 2-20 29 Reception Filter Circuit 2-20 20 MODEM Connector Interface Circuit 2-20 30 MODEM Connector Interface Circuit 2-20 31 Internal Block Diagram of HD61830B 2-30 32 Internal Block Diagram of HD61103 2-30 33 Internal Block Diagram of HD61100 2-30 34 Output Waveform of HD61100 2-30 35 Internal Block Diagram of HD61100 2-30 36 Output Waveform of HD61100 2-30 37 Driving Waveform of LCD 2-30	19	Printer Interface Circuit	2-14
21 Buzzer Control Circuit 2-13 22 RP5C01 Internal Block Diagram 2-16 23 Flowchart for the TIMER IC 2-16 24 Functional Block Diagram of the Serial Interface 2-26 25 RS-232C/MODEM Selection Circuit 2-26 26 RS-232C Interface Circuit 2-26 27 MODEM IC and Peripheral Circuit 2-26 28 Transmission Filter Circuit 2-26 29 Reception Filter Circuit 2-26 29 Reception Filter Circuit 2-26 30 MODEM Connector Interface Circuit 2-26 31 Internal Block Diagram of HD61830B 2-37 32 Internal Block Diagram of HD61103 2-37 33 Internal Block Diagram of HD61100 2-38 34 Output Waveform of HD61100 2-38 35 Internal Block Diagram of HD61100 2-38 36 Output Waveform of HD61100 2-38 37 Driving Waveform of LCD 2-38	20	Bar Code Reader Interface Circuit	2-15
22 RP5C01 Internal Block Diagram 2-10 23 Flowchart for the TIMER IC 2-10 24 Functional Block Diagram of the Serial Interface 2-20 25 RS-232C/MODEM Selection Circuit 2-20 26 RS-232C Interface Circuit 2-20 27 MODEM IC and Peripheral Circuit 2-20 28 Transmission Filter Circuit 2-20 29 Reception Filter Circuit 2-20 30 MODEM Connector Interface Circuit 2-20 31 Internal Block Diagram of HD61830B 2-30 32 Internal Block Diagram of HD61103 2-30 33 Internal Block Diagram of HD61103 2-30 34 Output Waveform of HD61100 2-30 35 Internal Block Diagram of HD61100 2-30 36 Output Waveform of HD61100 2-30 37 Driving Waveform of LCD 2-30			2-15
23 Flowchart for the TIMER IC 2-10 24 Functional Block Diagram of the Serial Interface 2-22 25 RS-232C/MODEM Selection Circuit 2-22 26 RS-232C Interface Circuit 2-22 27 MODEM IC and Peripheral Circuit 2-22 28 Transmission Filter Circuit 2-22 29 Reception Filter Circuit 2-22 30 MODEM Connector Interface Circuit 2-22 31 Tone Signal Generator Circuit 2-23 32 Internal Block Diagram of HD61830B 2-33 33 Internal Block Diagram of HD61103 2-33 34 Output Waveform of HD61103 2-34 35 Internal Block Diagram of HD61100 2-34 36 Output Waveform of HD61100 2-34 37 Driving Waveform of LCD 2-34	22		2-16
24 Functional Block Diagram of the Serial Interface 2-2 25 RS-232C/MODEM Selection Circuit 2-2 26 RS-232C Interface Circuit 2-2 27 MODEM IC and Peripheral Circuit 2-2 28 Transmission Filter Circuit 2-2 29 Reception Filter Circuit 2-2 30 MODEM Connector Interface Circuit 2-2 31 Tone Signal Generator Circuit 2-2 32 Internal Block Diagram of HD61830B 2-3 33 Internal Block Diagram of HD61103 2-3 34 Output Waveform of HD61103 2-3 35 Internal Block Diagram of HD61100 2-3 36 Output Waveform of HD61100 2-3 37 Driving Waveform of LCD 2-3	23	Flowchart for the TIMER IC	2-18
25 RS-232C/MODEM Selection Circuit 2-22 26 RS-232C Interface Circuit 2-24 27 MODEM IC and Peripheral Circuit 2-24 28 Transmission Filter Circuit 2-24 29 Reception Filter Circuit 2-24 30 MODEM Connector Interface Circuit 2-24 31 Tone Signal Generator Circuit 2-24 32 Internal Block Diagram of HD61830B 2-33 33 Internal Block Diagram of HD61103 2-34 34 Output Waveform of HD61103 2-34 35 Internal Block Diagram of HD61100 2-34 36 Output Waveform of HD61100 2-34 37 Driving Waveform of LCD 2-34	24	Functional Block Diagram of the Serial Interface	2-21
26 RS-232C Interface Circuit 2-24 27 MODEM IC and Peripheral Circuit 2-26 28 Transmission Filter Circuit 2-26 29 Reception Filter Circuit 2-26 30 MODEM Connector Interface Circuit 2-26 31 Tone Signal Generator Circuit 2-26 32 Internal Block Diagram of HD61830B 2-37 33 Internal Block Diagram of HD61103 2-36 34 Output Waveform of HD61103 2-37 35 Internal Block Diagram of HD61100 2-38 36 Output Waveform of HD61100 2-37 37 Driving Waveform of LCD 2-36	25	RS-232C/MODEM Selection Circuit	2-23
27 MODEM IC and Peripheral Circuit 2-29 28 Transmission Filter Circuit 2-20 29 Reception Filter Circuit 2-21 30 MODEM Connector Interface Circuit 2-21 31 Tone Signal Generator Circuit 2-23 32 Internal Block Diagram of HD61830B 2-33 33 Internal Block Diagram of HD61103 2-34 34 Output Waveform of HD61103 2-34 35 Internal Block Diagram of HD61100 2-34 36 Output Waveform of HD61100 2-34 37 Driving Waveform of LCD 2-34		RS-232C Interface Circuit	2-24
28 Transmission Filter Circuit 2-26 29 Reception Filter Circuit 2-27 30 MODEM Connector Interface Circuit 2-26 31 Tone Signal Generator Circuit 2-26 32 Internal Block Diagram of HD61830B 2-37 33 Internal Block Diagram of HD61103 2-36 34 Output Waveform of HD61103 2-37 35 Internal Block Diagram of HD61100 2-37 36 Output Waveform of HD61100 2-37 37 Driving Waveform of LCD 2-37	27	MODEM IC and Peripheral Circuit	2-25
29 Reception Filter Circuit 2-27 30 MODEM Connector Interface Circuit 2-20 31 Tone Signal Generator Circuit 2-21 32 Internal Block Diagram of HD61830B 2-33 33 Internal Block Diagram of HD61103 2-33 34 Output Waveform of HD61103 2-34 35 Internal Block Diagram of HD61100 2-34 36 Output Waveform of HD61100 2-34 37 Driving Waveform of LCD 2-34	28	Transmission Filter Circuit	2-26
30 MODEM Connector Interface Circuit 2-20 31 Tone Signal Generator Circuit 2-21 32 Internal Block Diagram of HD61830B 2-33 33 Internal Block Diagram of HD61103 2-34 34 Output Waveform of HD61103 2-34 35 Internal Block Diagram of HD61100 2-34 36 Output Waveform of HD61100 2-34 37 Driving Waveform of LCD 2-34	29		
31 Tone Signal Generator Circuit 2-29 32 Internal Block Diagram of HD61830B 2-31 33 Internal Block Diagram of HD61103 2-33 34 Output Waveform of HD61103 2-34 35 Internal Block Diagram of HD61100 2-34 36 Output Waveform of HD61100 2-34 37 Driving Waveform of LCD 2-34	30	MODEM Connector Interface Circuit	2-28
32 Internal Block Diagram of HD61830B 2-31 33 Internal Block Diagram of HD61103 2-33 34 Output Waveform of HD61103 2-34 35 Internal Block Diagram of HD61100 2-34 36 Output Waveform of HD61100 2-34 37 Driving Waveform of LCD 2-34	31	Tone Signal Generator Circuit	2-29
33 Internal Block Diagram of HD61103 2-33 34 Output Waveform of HD61103 2-34 35 Internal Block Diagram of HD61100 2-34 36 Output Waveform of HD61100 2-34 37 Driving Waveform of LCD 2-34	32		
34 Output Waveform of HD61103 2-34 35 Internal Block Diagram of HD61100 2-33 36 Output Waveform of HD61100 2-36 37 Driving Waveform of LCD 2-36			
35 Internal Block Diagram of HD61100 2-39 36 Output Waveform of HD61100 2-30 37 Driving Waveform of LCD 2-30			2-34
36 Output Waveform of HD61100 2-36 37 Driving Waveform of LCD 2-36	-		2-35
37 Driving Waveform of LCD 2-38	36		2-36
38 Power Distribution 2-4			
	38	Power Distribution	2-40
		DC/DC Converter and Low Power Detection Circuit	2-42
40 Power Control and Reset Circuit			_
	41		





A-1 Memory PCB A-1 A-2 Installation of Nickel-Cadmium Batteries A-2 B-1 Keyboard Layout B-1 B-2 System Bus Connector B-3 B-3 RS-232C Connector B-4 B-4 Printer Connector B-5 B-5 Cassette Connector B-5 B-6 Modem Connector B-5 B-7 Bar Code Reader Connector B-6 C-1 Functional Block Diagram C-2 C-2 Pin Configuration of 80C85A C-3 C-3 Trap and RESET IN C-4 C-4 BOC85A Basic System Timing C-12 C-5 Functional Block Diagram C-12 C-5 Functional Block Diagram C-12 C-5 Functional Block Diagram C-13 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-15 C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-10 Bit Assignments to the Timer Counter C-16 <	GE
A-2 Installation of Nickel-Cadmium Batteries A-2 B-1 Keyboard Layout B-1 B-2 System Bus Connector B-3 B-3 RS-232C Connector B-3 B-4 Printer Connector B-4 B-5 Cassette Connector B-5 B-6 Modem Connector B-5 B-7 Bar Code Reader Connector B-5 B-7 Bar Code Reader Connector B-6 C-1 Functional Block Diagram C-2 C-2 Pin Configuration of 80C85A C-3 C-3 Trap and RESET IN C-8 C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-12 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-13 C-7 Internal Register of 81C55 C-16 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-16 C-10 Bit Assignments to the Timer Counter C-16 C-12 Pin Configuration of 82C51A	
B-2 System Bus Connector B-3 B-3 RS-232C Connector B-4 B-4 Printer Connector B-5 B-5 Cassette Connector B-5 B-6 Modem Connector B-5 B-7 Bar Code Reader Connector B-6 C-1 Functional Block Diagram C-2 C-2 Pin Configuration of 80C85A C-3 C-3 Trap and RESET IN C-8 C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-12 C-5 Functional Block Diagram C-12 C-5 Functional Block Diagram C-12 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-16 C-7 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-17 C-12 Pin Configuration of 82C51A C-20 C-13 Functional Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
B-3 RS-232C Connector B-4 B-4 Printer Connector B-5 B-5 Cassette Connector B-5 B-6 Modem Connector B-5 B-7 Bar Code Reader Connector B-6 C-1 Functional Block Diagram C-2 C-2 Pin Configuration of 80C85A C-3 C-3 Trap and RESET IN C-8 C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-13 C-5 Functional Block Diagram C-12 C-5 Functional Block Diagram C-12 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruct	
B-4 Printer Connector B-5 B-5 Cassette Connector B-5 B-6 Modem Connector B-5 B-7 Bar Code Reader Connector B-6 C-1 Functional Block Diagram C-2 C-2 Pin Configuration of 80C85A C-3 C-3 Trap and RESET IN C-8 C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-12 C-5 Functional Block Diagram C-12 C-5 Functional Block Diagram C-13 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
B-5 Cassette Connector B-5 B-6 Modem Connector B-5 B-7 Bar Code Reader Connector B-6 C-1 Functional Block Diagram C-2 C-2 Pin Configuration of 80C85A C-3 C-3 Trap and RESET IN C-8 C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-12 C-5 Functional Block Diagram C-13 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
B-6 Modem Connector B-5 B-7 Bar Code Reader Connector B-6 C-1 Functional Block Diagram C-2 C-2 Pin Configuration of 80C85A C-3 C-3 Trap and RESET IN C-8 C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-13 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-14 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
B-7 Bar Code Reader Connector B-6 C-1 Functional Block Diagram C-2 C-2 Pin Configuration of 80C85A C-3 C-3 Trap and RESET IN C-8 C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-12 C-5 Functional Block Diagram C-13 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-1 Functional Block Diagram C-2 C-2 Pin Configuration of 80C85A C-3 C-3 Trap and RESET IN C-8 C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-13 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-11 Functional Block Diagram C-19 C-11 Bit Assignments to the Timer Counter C-18 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-2 Pin Configuration of 80C85A C-3 C-3 Trap and RESET IN C-8 C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-13 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-2 Pin Configuration of 80C85A C-3 C-3 Trap and RESET IN C-8 C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-13 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-3 Trab and RESET IN C-8 C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-13 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-4 80C85A Basic System Timing C-12 C-5 Functional Block Diagram C-13 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-5 Functional Block Diagram C-13 C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-16 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-6 Pin Configuration of 81C55 C-13 C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-7 Internal Register of 81C55 C-15 C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-8 Programming the Command/Status Register C-16 C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-9 Reading the C/S Register C-17 C-10 Bit Assignments to the Timer Counter C-18 C-11 Functional Block Diagram C-19 C-12 Pin Configuration of 82C51A C-20 C-13 Function Setting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-10 Bit Assignments to the Timer Counter	ł
C-11 Functional Block Diagram	
C-12 Pin Configuration of 82C51A	
C-13 Function Sotting Sequence C-24 C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C-14 Bit Configuration of Mode Instruction (Asynchronous) C-25	
C 15 Bit Configuration of Made Last 11 Cont	
C-15 Bit Configuration of Mode Instruction (Synchronous) C-26	
C-16 Bit Configuration of Command	
C-17 Bit Configuration of Status Word	
C-18 Construction of LCD Panel	
C-19 Operation Theory of LCD Panel C-30	

List of Tables

DESCRIPTION

PAGE

1	Port Assignment of the 81C55	2-10
2	RP5C01 I/O Port Address Assignment	2-17
B-1	System Bus Connector Pin Assignments	B-2
B-2	RS-232C Connector Pin Assignments	B-3
D-3	Printer Connector Pin Assignments	B-4
C-1	Interrupt Priority, Restart Address and Sensitivity	C-6
C-2	80C85A Machine Cycle Chart	C-10
C-3	80C85A Machine State Chart	C-11
6-4	VO Address of 81C55	C-15
C-5	Port Control Assignment	C-16
C-6	Operation between 82C51A and CPU	C-23





TABLE

INTRODUCTION

Tandy 200 portable computer is an enhanced version of the Radio Shack Model 100 Portable Computer. The Tandy 200 is software compatible with the Model 100 in BASIC so that both system users can take advantage of the large number of programs available.

One important difference between the Model 100 and Tandy 200 is the size of the LCD screen. The Tandy 200's LCD screen is double the size of the Model 100's. That is, the Model 100's display capability is 40×8 characters while the Tandy 200 has a display capability of 40×16 characters.

The Tandy 200 has the following applications programs in the standard ROMs: BASIC, TEXT, ADDRSS, SCHEDL, TELCOM, MSPLAN, and ALARM.

External View

- Keyboard. Can be used like the standard typewriter. However, the Tandy 200 does have a few special keys. (See Appendix B of this manual for more details.)
- 2 LCD Unit. The Tandy 200 display has sixteen lines that allows 40 characters on each line.
- 3 POWER Switch. Push this switch to turn the power ON or OFF. To conserve the batteries, the Tandy 200 automatically turns the power off if you do not use it for 10 minutes.
- 4 Low Battery Indicator. Before the Tandy 200's operational batteries become exhausted, this indicator will illuminate.
- 5 Display Adjustment Dial. This control adjusts the contrast of the LCD display relative to the viewing angle.
- 6 External Power Adapter Connector. Connect the appropriate end of Radio Shack's AC Power Supply (Catalog Number 26-3804, optional/extra) to this connector. Connect the other end of the power supply to a standard AC wall outlet or approved power strip.







Figure 2. Rear View

1 DIR/ACP Selector. This selector allows you to select either a direct or acoustic coupler connection. If you are communicating with another computer over the phone lines via the built-in, direct-connect modern, set this switch to the DIR position. If you are using the optional/extra Model 100 Acoustic Coupler (26-3805), set this selector to the ACP position.



- 2 RESET Switch. If the Tandy 200 "locks up" (i.e., the display "freezes" and all keys seem to be inoperative), press this button to return to the Main Menu (start-up). It is not likely that the Tandy 200 will lock-up when you are using the built-in applications programs, however, it may occur with customized programs.
- 3 R3-232C Connector. Attach a DB-25 cable (such as Radio Shack Catalog Number 26-1408) to this connector when you need to receive or transmit serial information. When communicating directly with another Radio Shack computer, a Null MODEM Adapter (26-1496) is required. An 8" Cable Extender (26-1497) may also be required.
- 4 SYSTEM BUS Connector. Connect this connector to the Disk/Video Interface (26-3806), using the system bus cable.
- 5 PRINTER Connector. For hard-copy printouts of information, attach any Radio Shack parallel printer to this connector, using an optional/extra printer cable.
- 6 Direct-Connect MODEM (PHONE) Connector. When communicating with another computer via the Tandy 200's built-in MODEM, connect the round end of the optional/extra modem cable to this connector.
- 7 CASSETTE Recorder Connector. To save or load information on a cassette tape, connect the cassette recorder here. An optional/extra cassette recorder (and cable) is required.
- 8 Bar Code Wand Connector. Attach the optional/extra bar code wand to this connector. Note that special bar code reader software is required.



Figure 3. Bottom View

- 1 MEMORY POWER Switch. This switch is used to prevent discharge of the internal Nickel-Cadmium battery, which is used for RAM back-up. The Tandy 200 will operate only when the power switch is set to ON. Set this switch to the OFF position when the Tandy 200 will not be used for a long period of time. Note that the RAM will not be backed up when this switch is set to the OFF position.
- 2 Optional ROM and RAM Compartment. An optional/extra ROM and RAMs can be inserted into this compartment to enhance Tandy 200 capabilities.
- 3 Battery compartment. When not connected to an AC power source, the Tandy 200 gets its power from four AA size batteries that must be installed in this compartment. If the Tandy 200 has the modification jumper module installed Bar Nickel-Cadmium batteries, the battery cover is fixed by a tapping screw and covered by a black sticker.

Internal View

The Tandy 200 consists of four printed circuit boards:

- LCD PCB
- Keyboard PCB
- Main PCB
- Memory PCB



Figure 4. Main PCB



Specifications

Main Components

Keyboard	
71 keys (9×8 matrix)	
Alphabet keys	
Number keys	
Picture-control keys	
Function keys	
Special symbol keys	
Mode keys	
Other special-use keys	

LCD display Dot pitch

> Dot pitch Dot size Effective display area

Operation batteries Batteries

Operation time

Memory protection battery (on Main PCB) Battery Red Back-up time Abc

Recharge method

LSIs CPU

ROM

RAM

Dimensions Weight 240 × 128 full-dot matrix 1/64 duty 1/9 bias 0.8 × 0.8 mm 0.73 × 0.73 mm 191.2 (W) × 101.6 (D) mm

Four type AA Alkaline-manganese batteries 7 days (at two hours/day) (Note: Without I/O units at normal temperature)

Rechargeable battery About 15 days (24 KB) About 5 days (72 KB) Trickle charge by AC adapter or operation batteries

80C85A Code and pin compatible with 8085 Maximum 104 KB Standard 72 KB Option 32 KB Maximum 72 KB Standard 24 KB RAM Incremental 24 KB RAM on the memory PCB

11-4/5"(L) × 8-4/9"(D) × 2"(H)

4 lbs. 4 oz.

I/O Interface



Communications Protocol Word length

Parity Stop Bit length Baud rate

Maximum transmission distance Drive maximum voltage output ±5 volts Drive minimum voltage output Receive maximum voltage Input Receive minimum voltage input

MODEM/Coupler Conforme to BEL103 Standarde Data length Parity Stop bit Full duplex

Other functions

Audio cassette interface Data Rate

Printer interface Conforms to Centronics interface standards Handshake Signal

TXR (Transmit Data) RXR (Receive Data) RTS (Request to Send) CTS (Clear to Send) DSR (Data Set Ready) DTR (Data Terminal Ready)

6, 7 or 8 bits NON, EVEN, ODD or IGNORE 1 or 2 bits 75, 110, 300, 600, 1200, 2400, 4800, 9600, 19200 BPS 5 metera

±3.5 volts +18 volts

±3 volts

6, 7 or 8 bits NON, EVEN, ODD or IGNORE 1 or 2 bits Answer mode/originate mode, switchable by software Hang-up function Auto-dialer function

1500 BPS (MARK: 2400 Hz, SPACE: 1200 Hz)

STROBE, BUSY, BUSY

THEORY OF OPERATION

General

This section describes the theory of operation for the Tandy 200. Figure 7 shows how this section is organized and highlights significant areas.



Block Diagram

The Tandy 200 has four principal LSIs:

80C85A CPU

This is the Central Processing Unit which controls all functions.

81C55 PIO

This is the Parallel Input/Output interface controller which controls the printer interface, keyboard, buzzer, clock, LCD interface and data input of BCR interface.

82C51A USART

This is the Universal Synchronous/Asynchronous Receiver/Transmitter which controls the serial interface such as the RS-232C and MODEM.

SLA5080F0U Gate Array

This LSI consists of the large number of general-purpose gates which are used for the I/O addressing, bank selection and other control circuits.

The input/output for a cassette recorder and the interruption from the BCR for the starting data are controlled by the CPU directly through its SOD, SID and RST 5.5 terminals.





Figure 8. Block Diagram

CPU

The CPU is an 80C85A that runs at a clock speed of 2.4576 MHz. It is an 8-bit, parallel Central Processing Unit using C-MOS technology. The instruction set is fully compatible with the 8085A microprocessor. The 80C85A uses a multiplexed data bus. The CPU bus is divided into two sections — the 8-bit address bus named the A8-A15, and the 8-bit address and data bus named the AD0-AD7. The address and data bus are separated in the SLA5080F0U by using the ALE signal. The functional block diagram of this circuit in the SLA5080F0U is shown in Figure 9.



Figure 9. Functional Block Diagram of Bus Separation Circuit

Memory

The Tandy 200 uses a 32K-byte ROM for the MSPLAN, 40K-byte ROM for BASIC and the other application programs, and 24K-byte static RAM to store the data and programs. The 40K-byte ROM consists of an 8K-byte ROM (M13) and 32K-byte ROM (M15). The 24K-byte RAM consists of three 8K-byte RAMs.

Furthermore, a 32K-byte ROM and two 24K-byte RAM packages can be used optionally. The 24K-byte RAM package consists of three 8K-byte RAMs and one decoder IC (40H138), mounted on a ceramic substrate.

Figure 10 shows the memory map and Figure 11 shows the internal wiring diagram of the RAM package.











Address Decoding and Bank Selection Circuit

Selection of RAMs and ROMs are determined by the address and bank signals generated in the SLA5080F0U.

Figure 12 shows the bank selection circuit in the SLA5080F0U.

The latch AA0036 stores the bank selection data sent from the CPU with the $\overline{Y5}$ and WR signal. The decoder AA0038 is enabled by the memory address 0000H to 9FFFH for ROMs and the decoder AA0037 is enabled by the memory address A000H to FFFFH for RAMs.





I/O Map

Figure 13 shows the I/O address decoding circuit included in the SLA5080F0U that decodes address signals AD4-AD6. The AD7 signal acts as the enable signal for the decoder <u>AA0024 with the IO/M</u> signal. At the latch AA0063, the chip enable terminals G1 and G2 are connected to the ALE signal passing through the inverter, because the AD0-AD7 signals are the multiplexed bus.

The I/O map and I/O port description are shown in Figure 14.

The port assignment of the 81C55 is shown in Table 1.



0



2-9

Terminal	2	Description
P.AO	0	Print Data 0, Key Scan 0
PA1	0	Print Data 1, Key Scan 1
PA2	0	Print Data 2, Key Scan 2
PA3	0	Print Data 3, Key Scan 3
PA4	0	Print Data 4, Key Scan 4
PA5	0	Print Data 5, Key Scan 5
PAG	0	Print Data 6, Key Scan 6
PA7	0	Print Data 7, Key Scan 7
PBO	0	Print Data 8, Key Scan 8
PB1	0	OFIG/ANS Output ("H" – ORIG, "L" – ANS)
PB2	0	BUZZER Output (Active "L")
PE3	0	RS232C ("H" - Modem select, "L" - RS-232C select)
PB4	0	Power Cut Signal (PCS) Output (Active "H")
PBS	0	BEL Output
PB6	0	Modem Enable (MEN) Output (Active "H")
PB7	0	CALL Output (Active "H")Connects and disconnects the telephone line.
PCO	-	Low Power Sence (LPS) Input (Active "L")
PCI	-	BUSY Input (Active "L")
PC2	-	BUSY Input (Active "H")
PC3	-	BCR Data Input (black line - "H", white line - "L")
PC4	-	Carrier Detect(CD) Input
PCS	-	Carrier Detect Break Down (CDBD) Irput (Active "H")
10	0	Clock Output and MelodyOutput for 82C51 A (USART)

Г

Table 1. Port Assignment of the 81C55

Keyboard

Key strobe signals are emitted from the PB0 and PA0-PA7 terminals of the 81C55, and the return signals from the keyboard pass through the octal bus buffer (M27) which is enabled by NANDing the RD and STB/K signals at M29, and then the return signals are sent to the CPU.

The ETE/K signal is generated in the SLA0060F0U when the CPU assigns EU-EFH to the I/O port address. The CPU starts the key scan operation when the RST 7.5 interruption is accepted. This interruption (TP signal) is generated about every 3.3 msec. at M34 by dividing the CLK signal (2.4576 MHz).



Condition of pressing "T" key is shown in Figure 15.



Cassette Interface Circuit

The cassette interface circuit is subdivided into three sections:

- Write Circuit
- Read Circuit
- Remote Circuit

Write Circuit

The write circuit is accomplished in several steps. First, the serial data from the SOD terminal of the CPU is inverted by M1. Then, the DC component is removed by C3. And finally, the data passes through an integrator consisting of Re and C2, and after voltage division, out to a cassette recorder AUX jack.

Figure 16 shows the write circuit of the cassette interface.





Read Circuit

The signal input from the earphone jack of the cassette recorder passes through the clamp circuit consisting of D1 and D2, and then is input to the comparator circuit consisting of M2.

Finally, the signal is converted into the digital signal and sent to the SID terminal of the CPU. Figure 17 shows the read circuit.

In the circuit, D8 clamps the negative voltage output of the comparator.





Remote Circuit

By writing-in data "1" into bit 1 of the output port specified by E0-EFH, the REMOTE terminal of the SLA5080F0U is changed to "H." Then T11 is switched ON and RY1 is energized. This controls the motor of the cassette recorder.





Printer Interface Circuit

The printer interface circuit conforms to Centronics standards. As shown in Figure 19, the BUSY signal from the printer is read from the PC2 of the 81C55. If the condition is not busy (PC2="L"), the 8-bit parallel data (PA0-PA7 from 61C55) is sent to the printer. Then, by writing-in data "1" into bit 1 of the output port specified by I/O address E0-EFH, the PSTB signal is generated in the SLA5080F0U and sent to the printer.

As soon as the printer receives this PSTB signal, the BUSY signal is changed to "H" indicating that the printer is busy. The CPU then waits for a while until this BUSY signal becomes "L." As soon as the printer prints the one character specified by the 8-bit parallel data, the BUSY signal becomes "L." Then, the CPU sends the next 8-bit parallel data.

If the printer is in ON LINE condition, the BUSY signal is "H" and sent to the CPU, passing through the PC1 of the B1C55. But, when in the OFF LINE condition, the BUSY signal is "L" and transmission of print data to the printer is inhibited by the CPU.



Figure 19. Printer Interface Circuit

Bar Code Reader Interface Circuit

The input signal from the bar code reader is subjected to waveform shaping, inverted by the Schmitt-type inverter (M1), and then sent to the PC3 terminal of the 81C55 and the RST 5.5 terminal of the CPU.

When the bar code reader reads the first white part of the bar code, a "L" level signal is generated, then inverted by M1. As soon as RST 5.5 interruption occurs, the CPU starts the data input operation, passing through the PC3 of the 81C55. As the bar code reader is moved across the bars, "H" and "L" signals (which correspond to white and black bars respectively) are generated continuously and inversion signals are sent to the PC3 of the 81C55 as the serial input data. Refer to Figure 20.



Figure 20. Bar Code Reader Interface Circuit

Buzzer Control Circuit

There are two ways to operate the buzzer. One is to sound the buzzer with the specified frequency by emitting a signal from the PB5 terminal of the 81C55 and the other, by using timer output (TO) and the BUZZER signal (PB2) of the 81C55. In addition, the BELL signal also acts as the control signal of the DC/ DC converter circuit during the power-up sequence (refer to the Power Control Circuit).





Signal from the PB5 of the 81C55

When the PB2 of the 81C55 is "H," the buzzer sounds by repeated switching of the buzzer driving transistor. This is caused by "H", "L", "H", "L"... output signals from the PB5 synchronizing with the frequency for sounding the buzzer. This method is used for the BEEP command in BASIC.

Using the 81C55 Timer Output

In this method, the buzzer is made to sound by setting the 81C55 timer in the square wave output mode. To write the value corresponding to the sound frequency, the CPU assigns B4, B5, BC or BD to the I/O port address. This frequency is assigned by the first parameter of the SOUND command in BASIC.

If the above procedures are completed, the TO terminal of 81C55 outputs the square waves, and the PB2 of the 81C55 controls the length of the sound whenever the PB5 is "L." How long the sound is heard depends on the second parameter of SOUND command in BASIC.

Clock Control Circuit

A TIMER IC (RP5C01) on the memory PCB is used in the clock control circuit so that the current time and alarm time can be set and read by the commands in BASIC.

To set and read the time, the CPU assigns 90-9FH to the I/O port address.

In addition, because the back-up power VB is supplied to the TIMER IC, the clock and alarm functions are enabled even when the Tandy 200 is in the power-off condition.

Figure 22 shows the internal block diagram, and Table 2 shows the I/O port address assignment of each function. An internal 26×4 -bit RAM is used as a buffer memory when the data is transmitted between RAM banks.



Figure 22. RP5C01 Internal Block Diagram

•



MODEN
D3 D2 D1
×
N.
×
××
×
×
×
Timer EN AlarmEN M1
Test 3 Test 2 Test 1 H2 ON 16 H2 ON Timer Reset

x: Don't care when writing always "0" when reading.

Table 2. RP5C01 I/O Port Address Assignment

To set and read the time and alarm information, the CPU proceeds in the following sequence.





Write or Read the alarm time



Figure 23. Flowchart for the TIMER IC

(continued)

Serial Interface Circuit

The serial interface circuit supports asynchronous serial transmission/reception.

The heart of this circuit is the 82C51A (USART). It performs the job of converting the parallel byte data from the CPU to a serial data stream including start, stop and parity bits.

For a more detailed description of how this IC performs these functions, refer to Appendix C of this manula.

Figure 24 shows the functional block diagram of the serial interface circuit. In this figure, the TO signal, basic timing clock for the USART, defines the transmission/reception baud rate.

To transmit and receive the serial data from external devices, the RS232C signal selects either MODEM or RS-232C interface. During the MODEM operation, the ORGIS signal switches either the originate mode or answer mode for the MODEM IC.

The serial interface circuit is subdivided into the following circuits:

- RS-232C/MODEM Selection Circuit
- RS-232C Interface Circuit
- . MODEM IC
- Transmission Filter Circuit
- Reception Filter circuit
- MODEM Connector Circuit
- Tone Signal Generator Circuit







RS-232C/MODEM Selection Circuit

The RS232C signal (PB3 terminal of the 81C55) determines whether the serial port is to be used as RS-232C or as MODEM. When the RS232C signal is "L," the serial port is used as RS-232C. When the RS232C signal is "H," the port is used as MODEM.

The reception signal, including the control signal, is demultiplexed at M23. The transmission signal is multiplexed at M22.

During the RS-232C mode, the CD (Carrier Detect) signal is not used. To make this condition, pin 14 of M23 is connected to the ground.

During the MODEM mode, the RTS signal is used as the self-loopback signal and it is sent back to the CTS terminal. The DSR signal is not used in the Tandy 200 USA version, since the TD signal is always fixed to "H" level by the hardware. The CD signal selects the CDD signal from the RXCAR terminal of the MODEM IC. Because the CPU detects the carrier signal by counting the frequency of the CDD signal corresponding with the originate mode or answer mode. When a customer uses the tone dialer function, the DTR signal acts as the enable signal for the tone dialer IC.





RS-232C Interface Circuit



In the RS-232C transmission circuit, after the DC component is removed from the signals by the coupling capacitors, the signals are leveled to \pm 5V signals by the inverters connected in parallel, and then are output as RS-232C transmission signals. In the RS-232C reception circuit, the DSRR, CTSR, and RXR signals from the external RS-232C line are subjected to waveform shaping and inverted by M33, and then converted to \pm 5V or ground level signals by the diodes. The signals are then demultiplexed at M23 and converted to CTS, DSR and RXD signals which are input to the 82C51A. The CD signal is not used in the Tandy 200.


Figure 26. RS-232C Interface Circuit

MODEM IC

The Tandy 200 employs the IC MC14412 as a MODEM control device. This IC modulates/demodulates data to be transmitted/received in accordance with frequencies suitable for originate or answer mode respectively.



The baud rate is set to 300 bps, and the U.S. Standard is selected. Since the ECHO and SELF TEST terminals are not needed, they are connected to ground.

The PB6 terminal of the 81C55 outputs the enable signal (MEN) for the MODEM IC until the unit is in the MODEM mode.

In addition, the signal designated by the ORIG-ANS parameter in TELCOM mode is input to MODE input terminal, and it switches between the originate mode or the answer mode. This signal is output from the PB1 terminal of the e1055.



Figure 27. MODEM IC and Peripheral Circuit

Transmission Filter Circuit

The DC component of the carrier output from the TXCAR terminal is removed by C50. The signal level is adjusted by the potentiometer VR1. The signal then passes through the transmission band-pass filter and is sent to the telephone line or the acoustic coupler.

The transmission filter circuit is composed of an active filter (consisting of an operation amplifier) and the intermediate frequency of the active filter is 1200 Hz which covers both originate mode and the answer mode.



Figure 28. Transmission Filter Circuit

Reception Filter Circuit

As shown in Figure 29, the reception input signal is amplified when passing through coupling capacitor (C11), and amplified again as it passes through the 3-stage band-pass filter (composed of an active filter). The signal then passes through the comparator, and after being changed to a square wave, is input at the RXCAR terminal of MC14412. Also, to check a carrier signal, this signal is input to the demultiplexer M23 as the CDD signal in the RS-232C interface circuit.

Intermediate frequencies of the 3-stage active filter are shown below. The switching of intermediate frequency for the originate and answer modes is accomplished by switching T1, T2 and T3 ON or OFF according to ORIG-ANS parameter in TELCOM mode, thus changing the input resistance of the filters.

On the other hand, three comparators consisting of M5 act as the carrier break down detector. The output of this circuit is "H" when a carrier signal has not been detected for the time specified by the C38 and R66.





MODEM Connector Interface Circuit

When the acoustic coupler is used, the transmission and reception signals are directly connected to the connector (TXMC, RXMC). When the MODEM cable is used, they are connected to the secondary side of the driver transformer. The primary side of this transformer is connected to the telephone line via the connector (TXMD, RXMD).

The ACP-DIR switch is used in the MODEM mode, relay RY2 separates the telephone receiver audio inut signal (TL) to prevent interference. RY3, another relay, separates the modem circuit and the telephone at the conclusion of use in the MODEM mode and is also used as an automatic dialer for the pulse type telephone line.







Tone Signal Generator Circuit

The function of this circuit is to send tone-dial signals to the tone-type telephone line when the Tandy 200 is connected to that type of telephone line.

These functions described above are controlled by the IC TCM5089. The <u>enable (TNE)</u> signal input to this IC is created by NANDing the DTR signal and RS232C signal. That is, when the DTR signal becomes "H" during MODEM mode, this IC will be in the enable state.

Then the CPU writes the data to be dialed to the I/O port assigned by A0H - AFH.





LCD

The LCD used in the Tandy 200 is composed of electrodes in a matrix arrangement (128 common signals and 480 segment signals).

Because this LCD operates on a 1/64-duty time division drive, the upper 64 and lower 64 common signals are performed by the same timing.

This part is subdivided into following four sections:

- LCD Control Circuit
- LCD Common Driver
- LCD Segment Driver
- LCD Waveform

For a more detailed description of how the LCD operates and its basic construction, refer to Appendix C of this manual.

LCD Control Circuit

The LCD Control Circuit of the Tandy 200 consists of the LCDC (HD61830B) and 8K-byte RAM.

The LCDC generates driving signals for LCD by receiving the instructions and data from the CPU. The driving signals for LCD are divided into two groups: one is the timing signal for the segment driver and common driver, another is the data to display.

The CLKL signal, divided 2.4576 MHz clock signal by two at M34, is supplied to the RC terminal of the LCDC.

One bit value of the 8K-byte RAM connected to LCDC corresponds to one dot of illumination or non-illumination on the LCD screen. These data are converted into the serial data D1 and D2 at the LCDC, and then sent to the segment driver.

Figure 32 shows the internal block diagram of HD61830B.



1

í,

ŝ

1

100

-

1



The Common Driver (HD61103)

The Tandy 200 uses two common driver ICs: M507 and M508. M507 controls the upper half of the LCD screen and M508 controls the lower half of the LCD screen.

The FRM signal defines the periodic frequency of one-screen display, and determines 80 Hz for the Tandy 200.

The MB signal is used for changing the driver signal to AC, because the continuous application of DC to the LCD would shorten the LCD element life.

The CL1 signal is used for the shift clock of the internal shift register.

Figures 33 and 34 show the internal block diagram of HD61103 and output waveform of HD61103.









Segment Driver (HD61100)

The Tandy 200 uses six segment driver ICs (HD61100), and each IC has 80 output drivers.

HD61100 is a driver IC for the LCD display. It receives and latches the serial display data from the LCDC, and generates the segment driver signals.

The CL1, CL2, D1, D2 and MB signals are supplied from the LCDC. The CL1 signal is used for the latch clock of the internal 80 latches. Synchronizing with the fall of CL1, the segment driver signals corresponding to the display data are output.

The CL2 signal is used for the shift clock of the display data. The MB signal changes output signals to AC.

The D1 signal is the data to display on the upper half of the LCD screen and the D2 signal is the data to display on the lower half of the LCD screen.

Figures 35 and 36 show the internal block diagram of HD61100 and output waveform of HD61100.



Figure 35. Internal Block Diagram of HD61100



HORIZONTAL SCANNING

VERTICAL SCANNING LCD DRIVER WAVEFORM



Figure 36. Output Waveform of HD61100

LCD Waveform

In order to drive the liquid-crystal elements by the 1/64 duty line-sequential drive method, the LCD of the Tandy 200 makes sequential selection of the 64 scanning electrodes.



For each dot, the display signal passes through the signal electrodes and is applied 64 times for one display

At this point, the signal is necessary at each dot only one time, and the signal for the other 63 times corresponds to other dots on the same signal electrode.

The maximum voltage applied to the common electrode and segment electrode is the potential difference between V1 and V2.

In addition, "a" is the bias coefficient which determines from the standpoint of contrast, the maximum ratio between the illumination voltage and the nonillumination voltage.

When that ratio is greatest in relation to the effective ON and OFF voltages, "a" = 9.0.

Thus, for V1, V2, V3, V4, V5 and V6:

```
V1 = VDD(+5V)

V2 = V0(approximately - 7V to -10V)

V3 = VDD - 2V/a

V4 = VDD - (1 - 2/a)V

V5 = VDD - (1 - 1/a)V

V6 = VDD - V/a
```



Figure 37 shows the driving waveform for illumination and non-illumination.





Power Supply and Auto-Power ON/OFF Circuit

The power supply circuit develops the following voltages:

- VDD (+5 volts DC)
- VEE (-5 volts DC)
- VLCD (-10 volts DC)
- YB
- VIN
- VD
- VR
- VNICD

VDD is supplied to all of the ICs except the main memory, TIMER (RP5C01), M24, M25 and M26.

VEE is used as a negative power source for the operational amplifiers.

VLCD is supplied to the LCD PCB through T27 for the LCD driving voltage.

VB is supplied to the main memory, TIMER, M24, M25 and M26.

VR is used for the input voltage to the DC/DC converter circuit. When the internal circuit is modified for use of Nickel-Cadmium batteries, VIN is supplied to the four Nickel-Cadmium batteries installed into the battery compartment.

This power source charges the Nickel-Cadmium batteries whenever an AC adapter is connected to the Tandy 200.

Power Distribution

Figure 38 shows the power distribution of the Tandy 200. In this circuit, R165 is used as the current limiter during the charge. D11 protects the power supply from the reverse current. The power control circuit controls the DC/DC converter circuit corresponding with the POWER, ALM, PCS and BELL signals.





2-40

DC/DC Converter



OT2 is a converter transformer which oscillates T20 and T21 and generates voltages at the secondary side of the transformer. At the same time the power is switched ON, a very slight collector current flows to T20 and T21. Also, voltage between pin 3 and pin 6 of the converter transformer is generated, and the T21 base potential becomes positive. In other words, the base polarity becomes biased in the forward direction. This voltage causes the T20 and T21 base current to flow, and the collector current is increased. When the current can no longer increase, because of transistor saturation and converter coil resistance, the voltage between pins 3 and 6 begins to attenuate, causing T20 and T21 to be cut off all at once because of the reverse playback action. Until immediately before the transistor is cut off, excitation current flows to the transformer. Because the current is suddenly dropped as a result of the transistor cut-off, a counter voltage is generated, the distributed capacity of the coil is changed, and, as a result, an oscillation voltage is generated at the base coil. Then, when the base potential progresses to a half cycle of the oscillation voltage, it is biased in the forward direction, T20 and T21 are switched ON once again. In this way, AC voltage corresponding to the number of windings is generated at the secondary side of the converter, and this voltage is rectified and smoothed by D13, D14, D15, C62, C63 and C64.

Low Power Detection Circuit

The low-power detection circuit illuminates an LED warning lamp when the battery voltage decreases. If it continues decreasing, the system power will be switched OFF just before the voltage becomes so low that the converter cannot operate.

There are about 20 minutes between the time when the LED lamp illuminates and the system is switched OFF.

Battery voltage is detected by splitting the resistance of R91, R92, R94 and R95. When battery voltage (VR) becomes $4.2V \pm 0.1V$, T18 is switched OFF. T19 is switched ON, T23 is driven, and the LED illuminates. (The LED is located on the keyboard PCB.)

In addition, the value of the detected voltage is changed by R93 because of a difference between the output voltage of Aikaline-manganese and Nickel-Cadmium batteries.

The R1 and R2 signals are shorted on the memory PCB when the internal circuit is modified for use of Nickel-Cadmium batteries.







Power Control Circuit

This circuit controls the oscillation of the DC/DC converter circuit by using T25. There are four methods to control the power ON/OFF. In this circuit, the VDD terminals of M24, M25 and M26 are connected to VB, since these ICs must operate in power-off condition.



1. Power up using the POWER switch

If a customer presses the POWER switch on the keyboard during power-off condition, the following events occur:

- A positive short pulse is sent to the base of T32 through C70, then T32 is switched on.
- b. On the other hand, the Bell and RESET signals are "L" during power-off condition, but the input pin 8 of the gate M24 is pulled up to VB. Thus the output pin 10 of the gate M24 becomes "L," which enables the gate M25.
- c. T31 is switched on. This "H" level signal is supplied to the RESET terminal of the flip-flop M26 and then the flip-flop M26 is reset.
- d. The output pin 13 of the flip-flop M26 becomes "L" and T25 is switched off.
- The DC/DC converter circuit starts the oscillation, if the proper DC level of VR is supplied to this circuit.
- f. VDD reaches the specified DC level, T16 is switched off. At the same time, the LPS signal becomes "H" and is sent to the TRAP terminal of the CPU after inverted at M35.
- g. When VDD reaches a constant DC level to operate the CPU, T28 is switched on and T29 is switched off. The RESET signal becomes "H," then the CPU begins the "Warm-Start" process. After completion of the "Warm-Start," the CPU drops the BELL signal.
- h. The output pin 10 of the gate M24 becomes "H" and the output pin 10 of the gate M25 becomes "L," then the Tandy 200 will be able to operate.

2. Power-down using the POWER switch

If a customer presses the POWER switch on the keyboard during power-on condition, the following events occur:

- A positive short pulse is sent to the base of the T32 through C70, and then T32 is switched on.
- b. On the other hand, the cross-couple consisting of the gate M24 was set by the BELL signal in the last power-on sequence. Thus the output pin 11 of the gate M25 becomes "H."
- c. The flip-flop M26 is clocked by this "H" level signal. The output pin 2 of flipflop M26 becomes "L."
- d. The LPS signal goes "L" and is sent to the TRAP terminal of the CPU after being inverted at M35.
- e. This signal notifies the CPU when the customer presses the POWER switch. The CPU starts the internal power-down process. After completion of this process, the CPU sends the PCS signal passing through the PB of the 81C55.

- Receiving the PCS signal, the output pin 4 of the gate M24 becomes "L."
- g. The flip-flop M26 is set. The output pin 13 of M26 becomes "H" and T25 is switched on.
- h. This causes the DC/DC converter to stop the oscillation. Then the Tandy 200 will not be able to operate.

3. Power-up using the ALM signal

The ALM signal becomes "L" when the time matches the value set by the POWER command in BASIC. The ALM signal is generated by the TIMER IC on the memory PCB. T31 is switched on by the "L" level ALM signal.

The remaining sequence follows the power-up using the POWER switch.

4. Power-down using the PCS signal

To control the power supply, the CPU sends the PCS signal if the automatic Power-Off limit reaches the value corresponding with the 1st parameter of the POWER command in BASIC.

The remaining sequence follows the Power-Down using the POWER switch.

Reset Circuit

This circuit supplies the CPU RESET signal and also the RAMRST signal as the RAM protecting signal when the power decreases. R113 and C66 delay the introduction of input power so that T28 is switched on and T29 is switched off after VDD is activated, with the result that the RESET signal changed from "L" to "H." In the same way, the RAMRST signal is <u>generated by T30 and changes</u> from "H" to "L." Thermistor TH3 suppresses the RESET signal fluctuations due to temperature. T27 receives the signal during automatic <u>power</u> OFF, short-circuiting both end of C66, and resets the system. The RESET signal is active "L" and the RAMRST signal is active "H.".





Figure 40. Power Control and Reset Circuit



Figure 41. Power-Up/Down Sequence

APPENDIX A/INSTALLATIONS

Installation of Optional RAMs and ROM

- Using the coin, remove the optional RAM and ROM cover on the bottom case.
- Insert the optional RAMs into the IC sockets marked M306 and M307. In this
 case, the IC socket M307 is used for the RAM #1 and M306 is RAM #2.
- Insert the optional ROM into the IC socket marked M308.

Installation of Nickel-Cadmium Batteries

- · Remove the memory PCB (Refer to Section II, Disassembly Instruction).
- Install the modification jumpers into the through holes marked J301 and J302.
- Re-assemble the unit.



IC Socket for Optional RAM #1

IC Socket for Optional ROM

Figure A-1. Memory PCB



APPENDIX B/KEYBOARD LAYOUT, CONNECTOR PIN ASSIGNMENTS AND CHARACTER CODE TABLE

Keyboard Layout



Figure B-1. Keyboard Layout

- Remove the battery cover and install the four Nickel-Cadmium batteries into the battery compartment
- Drill the screw hole on the battery cover using the tapping screw

 and
 secure the battery cover and bottom case.
- · Stick the red label
 on the battery cover.



Figure A-2. Installation of Nickel-Cadmium Batteries

Connector Pin Assignments System Bus Interface

Pin No.	Symbol	Description
1	VDD	
2	VDD	
3	GND	
4	GND	
5	DO	Address and data signal bit 0
6	D1	Address and data signal bit 1
7	09	Address and data signal bit 2
8	D3	Address and data signal bit 3
9	D4	Address and data signal bit 4
10	DS	Address and data signal bit 5
11	D6	Address and data signal bit 6
12	D7	Address and data signal bit 7
13	AD	Address signal bit 0
14	A9	Address signal bit 9
15	A10	Address signal bit 10
16	A11	Address signal bit 11
17	A12	Address signal bit 12
18 19	A13	Address signal bit 13
20	A14 A15	Address signal bit 14
20	GND	Address signal bit 15
22		
22	GND	
23	WB	Read enable signal
24	IO/M	Write enable signal I/O or memory select signal
26	SO	Status 0 signal
27	ALF	Address latch enable signal
28	SI	Status 1 signal
29	CLK	CLock signal
30	IOCONT	VO controller select aignel
31	E	VO or memory access enable signal
32	RESET	Reset signal
33	INTR	Interrupt request signal
34	INTA	Interrupt acknowledge signal
35	GND	unsushi nevi (matenilit bilita)
30	GNU	
37	RAMRST	RAM enable signal
38	NC	
39	NC	
40	NC	

Table B-1. System Bus Connector Pin Assignments





RS-232C Interface

Pin No.	Symbol	Description
1	GND	
2 3	TXR	Transmit Data
3	RXR	Receive Data
4	RTS	Request to send
4 5 0	CTS	Clear to send
0	Dan	Data set ready
7	GND	
8	CD	Carrier detect
6 9	NG	
10	NC	
11	NC	
12	NC	
13 14	NC	
14	NC	
15	NC	
16	NC	
17	NC	
18	NC	
19	NC	
20	DTR	Data terminal ready
21	NC	
22	NC	
22	NC	
24	NC	
25	NC	

Table B-2. RS-232C Connector Pin Assignments





Figure B-3. RS-232C Connector

Printer Interface

Pin No.	Symbol	Description
1	STROBE	STROBE Pulse
2	GND	AND THE DAY OF A STATE
3	PDO	Bit 0 of Print Data
4	GND	And the second
5	PD1	Bit 1 of Print Data
6	GND	
7	PD2	Bit 2 of Print Data
8	GND	
	PDO	Dit 0 of Print Data
10	GND	in southern product a
11	PD4	Bit 4 of Print Data
12	GND	a second s
13	PD5	Bit 5 of Print Data
14	GND	Area canal and a second s
15	PD6	Bit 5 of Print Data
16	GND	
17	PD7	Bit 7 of Print Data
18	GND	
19	NC	
20	GND	
21	BUSY	Busy signal for Computer
22	GND	and the second sec
23	NC	
24	GND	
25	BUSY	Select signal
36	NC	

Table B-3. Printer Connector Pin Assignments

-	25	• 23	• 21	19	17	15	13	11	•	•	• 5	•	•	L
-	26 •	24	22	20 •	18	16	14	12	10	8	6	4	2	

Figure B-4. Printer Connector

Cassette Interface



Figure B-5. Cassette Connector

MODEM Interface



Figure B-6. MODEM Connector

Bar Code Reader Interface

Pin No.	Symbol	Description
1	NC	
2	A - D9	Receive data from bar code reader
3	NC	
4	NC	
5	NC	
6	NC	
7	GND	
8	NC	
9	VDD	



Figure B-7. Bar Code Reader Connector

Character Code Table



Decimal	Hex Binary		Displayed Character	Keyboard Character	
00	00	00000000	13	em.) (*	
1	01	0000001		cm. A	
2	02	0000010		(IN 8	
3	03	00000011		Cin C	
4	04	00000100		•·•• D	
6	05	00000101		em. E	
6	06	00000110		cin. F	
7	07	00000111		-	
8	06	00001000		cm. H	
9	09	00001001		cm. 1	
10	0A	00001010		em. J	
11	08	00001011		CIR K	
12	oc	00001100		en L	
13	OD	00001101		m M	
14	OE	00001110		GTRL IN	
15	OF	00001111		cm 0	
16	10	00010000	-	619L P	
17	11	00010001	199	• •	
18	12	00010010		CTRL R	
19	13	00010011		(m) 5	
20	14	00010100		CTAL T	
21	15	00010101			
22	16	00010110		cm. V	
23	17	00010311		(~~ W	
24	18	00011000		(796) X	

Decimal	Hex	Binary	Displayed Character	Keyboard Character	
25	19	00011001		CIPE Y	
26	1A	00011010		CTML Z	
27	18	00011011		esc	
28	IC	00011100		-	
29	1D	00011101	1	•	
30	18	00011110		+	
31	1F	00011111		+	
313	2n	00100000			
33	21	00100001	1	1	
34	22	00100010		**	
35	23	00100011	# *		
36	24	90100100	\$ 5		
37	26	00100101	× ×		
38	26	90100110	& &		
39	27	00100111			
40	28	00101000	((
41	29	00101001	>	1	
42	24	00101010	*	•	
43	2B	00101011	+		
44	20	00101100		4	
45	2D	00101101			
45	2E	00101110			
47	2F	00101111	1	1	
48	30	00110000	0	0	
49	31	00110001	1	1	





Decimal	Hex	Binary	Displayed Character	Keyboard Character	Decimal	Hex	Binary	Display Character	Keyboard Character
50	32	00110010	2	2	75	48	01001011	K	к
51	33	00110011	3	3	76	4C	01001100	L	L
52	34	00110100	4	4	77	4D	01001101	Μ	м
53	35	00110101	5	5	78	4E	01001110	N	N
94	30	00110110	6	ø	79	41-	01001111	0	υ
55	37	00110111	7	7	80	50	01010000	Ρ	P
56	38	00111000	8	8	81	51	01010001	Q	o
57	39	00111001	9	9	82	52	01010010	R	R
68	34	00111010	:	4	83	53	01010011	S	s
59	38	00111011	;	1	84	54	01010100	Т	т
60	30	00111100	<	<	85	55	01010101	U	U
61	30	00111101	=	-	86	56	01010110	¥	v
62	ЗE	00111110	>	>	87	57	01010111	W	w
63	ЗF	00111111	?	7	88	58	01011000	X	×
04	40	01000000	ð	e	89	59	01011001	Y	۲
65	41	01000001	A	A	90	5A	01011010	Z	z
66	42	01000010	в	B	91	58	01011011	C	1
67	43	01000011	C	c	92	5C	01011100	~	-
68	44	01000100	D	D	93	60	01011101	1	1
69	45	01000101	E	E	94	6E	01011110	^	20
70	46	01000110	F	F	95	5F	01011111	-	_
71	47	01000111	G	G	96	60	01100000		•
72	48	01001000	н	н	97	61	01100001	а	a
73	49	01001001	I	1 -	98	62	01100010	b	b
74	6A	01001010	J	L	99	63	01100011	C	c







Decimal	Hex	Binary	Displayed Character	Keyboard Character	
100 64		01100100	d	d	
101	65	01100101	6		
102	66	01100110	f	f	
103	67	01100111	9	g	
104	00	01101000	h	h	
105	69	01101001	i	1	
106	6A	01101010	j	J	
107	68	01101011	k	k	
108	6C	01101100	1	1	
109	60	01101101	m	m	
110	6E	01101110	n	n	
111	6F	01101111	0	0	
112	70	01110000	p	p	
113	71	01110001	q	q	
114	7.8	01110010	r	· ·	
115	73	01110011	5	8	
116	74	01110100	t	1	
117	75	01110101	u	u	
118	76	01110110	v	۷	
119	77	01110111	W	*	
120	78	01111000	x	x	
121	79	01111001	У	У	
122	7A	01111010	z	2	
123	78	01111011	(
124	76	0111100	1	•	

Decimal	Hex	Binary	Displayed Character	Keyboard
125	70	01111101	>	•
126	7E	01111110	~	-
127	7F	01111111		•
128	80	10000000	8	
120	01	10000031	۵	
130	62	10000010	Þ	•
131	83	10000011	e	•
132	84	10000100	#	•
133	85	10000101	÷	
134	86	10000110	۵	-
136	87	10000111	٦	
136	88	10001000	π	- 1
137	89	10001001	5	•
138	8.A	10001010	\$	•
139	00	10001011	Z	Ξ.
140	80	10001100	*	•
141	80	10001101	±	•
142	86	10001110	1	
143	BF	10001111	4	•
144	90	10010000	A	•
145	91	10010001	A	•
146	92	10010010	\$	•
147	93	10010011	*	•
148	94	10010100	*	•
140	80	10010101	r	•







Decimal	Hex	Binary	Displayed Character	Keyboard Character
175	AF	10101111	P	•
176	80	10110000	¥	. 7
177	81	10110001	Ă	• •
178	82	10110010	Ö	•
173	83	10110011	0	•
180	B4	10110100	¢	6
181	B5	10110101	~	- 1
182	86	10110110	ä	•
163	87	10110111	ö	•
184	88	10111000	ü	. u
185	B9	10111001	ß	🖬 s
186	BA	10111010	Т	т
187	BB	10111011	é	💌 d
188	BC	10111100	ù	• m
109	οv	10111101	e	•
190	BE	10111110	-	
191	8F	10111111	f	- F
192	C0	11000000	4	• 1
193	CI	11000001	e	3
194	C2	11000010	î	· ·
195	C3	11000011	ô	. 9
196	C4	11000100	û	• 7
197	C5	11000101	^	-
198	C6	11000110	ë	•
199	w/	11000111	1	•

Decimal	Hex	Binery	Displayed Character	Keyboard Character
150	96	10010110		- n
151	97	10010111	×	•
152	98	10011000	+	•
153	99	10011001	+	•
164	94	10011010	+	•
155	98	10011011	+	un k
156	9C	10011100	Ą	2
157	9D	10011101	٠	3
158	9E	10011110	Q	- 4
159	9F	10011111	¢	- s
160	AD	10100000		•
161	A1	10100001	à	🖃 z
162	A2	10100010	¢	•
163	A3	10100011	£	. 8
164	~	10100100	•	•
165	A5	10100101	μ	• 1
166	A6	10100110	٠	• •
167	A7	10100111	-	• -
168	AB	10101000	t	• •
169	A9	10101001	5	• •
170	AA	10101010	۵	- R
171	AB	10101011	٦	• •
172	AC	10101100	ĸ	•
173	AD	10101101		•
174	A6	10101110	7	• /





Decimal	Hex	Binary	Displayed Character	Keyba	
200	C8	11001000	á		a
201	C9	11001001	í	-	k
202	CA	11001010	6		i.
203	CB	11001011	ú	•	i
264	66	11001100	I.	Ξ	+
205	CD	11001101	ñ	•	
206	CE	11001110	ă	•	v
207	CF	11001111	ð		b
208	00	11010000	A	•	X
209	D1	11010001	2	•	×
210	D2	11010010	A	•	w
211	D3	11010011	à		w
212	D4	11010100	0	•	>
213	D5	11010101	ø		÷
214	D 49	11010110	N	Ξ	N
215	D7	1 1010111	É		D
216	C/8	1 101 1000	Á		A
217	D9	11011001	í	-	к
218	DA	11011010	ó		L
219	DB	11011011	Ú		J
220	DC	11011100	ć	⊡	?
221	DD	11011101	Ù	-	M
227	DE	11011110	È	Ξ	C
223	DF	11011111	A	•	Z
224	ED	11100000	2		-

Decimal	Hex E1	Binary 11100001	Displayed Character	Keyboard	
225				•	
226	E2	11100010	•		
227	E3	11100011			
228	64	11100100		🖻 s	
990	ce	11100101	5		
230	EG	11100110	1	•	
231	E7	11100111	-	•	
232	EB	11101000			
233	E9	11101001	1	• E	
234	EA	11101010	1	• R	
235	EB	11101011			
236	EC	11101100	٦	- S	
237	ED	11101101	L	•	
238	EE	11101110	4		
990	60	11101111			
240	FO	11110000	Г	•	
241	F1	11110001	-	•	
242	F2	11110010	٦	•	
243	F3	11110011	т	•	
244	F4	11110100	F	•	
245	F5	11110101	1	•	
246	F6	11110110	L	-	
247	F7	11110111	J		
248	F8	11111000	T	•	
249	-	11111001	1	-	




Decimal	Hex	Binary	Displayed Character	Keyboard Character
250	FA	11111010	+	- K
251	FB	11111011		• н
252	FC	11111100	4	•
263	FD	11111101	٦	- G
264	PE	11111110		• Y
255	FF	11111111		• c



APPENDIX C/TECHNICAL INFORMATION

80C85A



General Description

The 80C85A is a complete 8-bit parallel central processor implemented in silicon gate C-MOS technology and compatible with 8085A.

It is designed with same processing speed and lower power consumption compared with 8085A, thereby offering a high level of system integration.

The 80C85A uses a multiplexed address/data bus. The address is split between the 8-bit address bus and the 8-bit data bus.









		~	-	
	X 4 🛄	-	40 Vac	
	X a 🔼		39 HOLD	-
	RESET OUT 3		38 HLDA	
-	X4 X2 RESET OUT C SUD C SID C TRAP C PST 75 C PST 75 C PST 75 C	80C85A	40 Voc 39 HOLD 38 HLDA 37 CLK (OUT) 36 RESET IN	
	5:05		36 RESET IN	-
	TRAPIC			-
-	PLT IE		57 READY 10/FM 131 51 51 51 WR	
	ALT OF		22 51	
	KOLED E		22 31	
	RST55 9		37 RD	-
	INTR 10		31 WR	
-	INTA IT		30 ALE	
\leftrightarrow	ABo 12		29 Se	
	RST55		28 A15	
	AD + 11		22 1.14	
	AD a PS		20 Ars 26 Ars	
	AD4 16		20 A12	
	ADs 17		24 A.u	
	ADe H8		23 A 10-	
	ADs 17 ADs 18 AD- 19		22 A s	
	GND 20		21 As	



Functional Pin Description

Aa - A15 (Output, 3-state)

Address Bus: The most significant 8 bits of the memory address or the 8 bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.

ADo - AD7 (Input/Output, 3-state)

Multiplexed Address/Data Bus: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.

ALE (Output)

Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.

So, S1 and IO/M

Machine cycle status:

IO/M	S1	So	States	IO/M	S1	So	States
0	0	1	Memory write	1	1	1	Interrupt Acknowledge
0	1	0	Memory read		0	0	Halt . = 3-state
1	0	1	I/O write		x	x	Hold (high impedance)
1	1	0	I/O read		×	x	Reset x - unspecified
0	1	1	Opcode fetch				



RD (Output, 3-state)

READ control: A low level on RD indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.

WR (Output, 3-state)

WRITE control: A low level on WR indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR, 3-stated during Hold and Halt modes and during RESET.

READY (Input)

If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the CPU will wait an integral number of clock cycles for READY to go high before completing the read or write cycle. READY must conform to specified setup and hold times.

HOLD (Input)

HOLD indicates that another master is requesting the use of the address and data buses. The CPU, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data, RD, WR, and IO/M lines are 3-stated.

HLDA (Output)

HOLD ACKNOWLEDGE: Indicates that the CPU has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The CPU takes the bus one half clock cycle after HLDA goes low.

INTR (Input)

INTERRUPT REQUEST: Is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.

INTA (Output)

INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) RD during the instruction cycle after an INTR is accepted.

RST 5.5, RST 6.5, RST 7.5 (Input)

RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted.

The priority of these interrupts is ordered as shown in Table C-1. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction.

TRAP (Input)

Trap interrupt is a nonmaskable RESTART interrupt. It is recognized at the same timing as INTR or RST 5.5 - 7.5. It is unaffected by any mask or Interrupt Disable. It has the highest priority of any interrupt. (See Table C-1.)

RESET IN (Input)

Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing connection to an R-C network for power on RESET delay. The CPU is held in the reset condition as long as RESET IN is applied.

RESET OUT (Output)

Indicates CPU is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.

X1, X2 (Input)

 X_1 and X_2 are connected to a crystal to drive the internal clock generator. X_1 can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.

CLK (Output)

Clock Output for use as a system clock. The period of CLK is twice the X_1 , X_2 input period.

SID (Input)

Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.

SOD (Output)

Serial output data line. The output SOD is set or reset as specified by the SIM instruction.

Vcc

+5 volt supply.

GND

Ground Reference.



Name	Priority	When Interrupt Occurs	lype ligger
TRAP	-	24H	Rising edge and high level until sampled.
RST 7.5	2	ЗСН	Rising edge (latched).
RST 6.5	e	34H	Highlevel until sampled.
RST 5.5	4	204	Highlevel until sampled.
INTR	5	(2)	Highlevel until sampled.

The address branched depends on the instruction provided to the CPU when the interrupt is acknowledged. 5

Table C-1. Interrupt Priority, Restart Address and Sensitivity

Function

The 80C85A has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or a 16-bit register pairs. The 80C85A register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8-bits
PC	Program Counter	16-bit address
BC, DE, HL	General-Purpose Register; data pointer (HL)	8-bit×6 or 16-bits×3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flag (8-bit space)

The 80C85A uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is cont out on the Address/Data Bus. These lower 8-bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The 80C85A provides $\overline{\text{RD}}$, $\overline{\text{WR}}$, S₀, S₁ and $IO/\overline{\text{M}}$ signals for bus control. An Interrupt Acknowledge signal (INTA) is also provided. Hold and all Interrupts are synchronized with the processor's internal clock. The 80C85A also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for a simple serial interface.

In addition to these features, 80C85A has three maskable, vector interrupt pins and one nonmaskable TRAP interrupt.

Interrupt and Serial I/O

The 80C85A has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table C-1.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high level-sensitive like INTR (and INT on the 8080A) and are recognized with the same timing as INTR. RST 7.5 is rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the 80C85A. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.



The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP-highest priority, RST 7.5, RST 6.5, RST 5.5, INTR-lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are reenabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure C-3 illustrates the TRAP interrupt request circuitry within the 80C85A. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an El instruction is executed.

The TRAP Interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR or RST 5.5 – 7.5 will provide current interrupt Enable status, revealing that interrupts are disabled.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.





Basic System Timing

The 80C85A has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure C-4 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the <u>status</u> of the <u>three</u> status lines (IO/M, S1, So) and the three control signals (RD, WR, and INTA). (See Table C-2.) The status line can be used as advanced controls (for device selection, for example), since they become active at the 11 state, at the outset of each machine cycle. Control lines RD and WR become active later, at the time when the transfer of data is to take place, so are used as command lines.

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any T state must be one of ten possible states, shown in Table C-3.



			Status			Control	
Nachine Uyde	Cyde	N/OI	ŝ	ŝ	RC	WR	INTA
Opcode Fetch	(o [_])	0	-	-	0	-	-
Memory Read	(MR)	0	1	0	0	+	-
Memory Write	(MM)	0	0	-	-	0	-
I/0 Read	(ICR)	-	-	0	0	-	-
I/0 Write	(ICW)	1	0	. 1	1	0	-
Adknowledgeof INTR (INA)	(INA)	1	-	-	-	-	0
Bus Idle	(BI): DAD ACK OF	0	-	0	1	-	-
	RST, TRAP HALT	- 5 <u>7</u>	- 0	+ c	- 51	- 51	

Table C-2. 80C85A Machine Cycle Chart



Machine Jada Si, Sa IO/\overline{M} Aa-Ais $AD_0 - AD$ $\overline{RD}, \overline{WR}$ \overline{INTA} N X X X X X X X 1 </th <th>Machine Otate</th> <th></th> <th>0000</th> <th></th> <th></th> <th></th> <th></th> <th></th>	Machine Otate		0000					
X X X X X 1 1 X X X X X X X X X X X X X X X X X X X X X X X X X X X X X Y Y X X X X X X X X X Y Y Y Y Y Y Y X <td< th=""><th>Machire State</th><th>Sı, Se</th><th>NO/M</th><th>Aa - A15</th><th></th><th></th><th>INTA</th><th>ALE</th></td<>	Machire State	Sı, Se	NO/M	Aa - A15			INTA	ALE
× ×	T	×	×	×	×	-	-	1 (1)
X Y Y Y Y Y X	Ta	×	×	×	×	×	×	0
	TWAIT	×	×	×	×	×	×	0
1 0 ² X TS 1 1 X TS TS TS 1 1	Tı	×	×	×	×	×	×	•
1 0 ²) X TS 1 1 1 0 ²) X TS 1 1 X TS TS TS 1 1 X TS TS TS TS 1 X TS TS TS TS 1 X TS TS TS TS 1	Τ.	-	0 8)	×	TS	-	-	0
1 0 ²⁰ X TS 1 1 X TS TS TS TS 1	Т,	-	0 (2)	×	TS	-	-	0
x TS TS TS TS TS 0 TS TS TS TS TS 1 x TS TS TS TS TS 1	T ₆	-	0 8)	×	TS	-	-	0
0 TS TS TS TS 1 x TS TS TS TS 1 1	TRESET	×	TS	TS	TS	TS	-	•
X TS TS TS TS 1	ТНАLT	0	TS	TS	TS	TS	-	0
	Тноцо	×	TS	TS	TS	TS	-	0

Table C-3. 80C85A Machine State Chart





81C55

General Description

The MSM81C55RS/GS is a 2K bit static RAM (256 byte) with parallel I/O ports. It uses silicon gate CMOS technology and consumes a standby current of 100 micro ampere maximum while the chip is not selected. Featuring a maximum access time of 400 ns, the MSM81C55RS/GS can be used in an 80C85A system without using wait states. The parallel I/O consists of two 8-bit ports and one 6-bit port (both general purpose). The MSM81C55RS/GS also contains a 14-bit programmable counter/timer which may be used for sequence-wave generation or terminal countpulsing.





\longleftrightarrow	PC 1	~	40 Vcc	<>
< >	PC+2		30 PCs	
>	TIMER IN 3 RESET 4 PCs 5		NB PCI	
	RESET		37 PC.	< >
<>	PCs 5		DE PBr	<>
<	IMER OUT 6	1000002	35 PBe	<->
>	10/M 7	81C55	M PBs	\leftrightarrow
>	CE B		35 PB4 34 PB5 33 PB4	
>	RD		19 PB.	
>	WR ED		31 PBa	
>	2 TUO REM T M/01 2 3 3 2 3 3 2 3 4 3 5 4 4 5 5 4 4 4 5 5 4 4 4 5 5 4 4 4 5 5 4 4 4 5 5 4 4 4 5 5 4 4 4 5 5 4 5 5 5 5		30 PB1 20 PB0 20 PA1 27 PA1	
<->	ADe 12		29 PBo	
<>	AD- 13		26 PAT	
< >	AD: 14		27 PA4	<>
\leftrightarrow	AD: 15		126 PAN	$ \leftrightarrow $
< >	AD4 115		25 PA.4	
$ \rightarrow $	ADs 17		Zd PAa	>
< >	A D 6 10		23 PA:	<->
$\langle \rangle$	AD7 19		72 PA+	->
$\leftrightarrow \rightarrow$	GND 20		21 PAs	\leftrightarrow

Figure C-6. Pin Configuration of 81C55

Functional Pin Description

RESET (Input)

A high level input to this pin resets the chip, placing all three I/O ports in the input mode, and stops timer.

ALE (Input)

Negative going edge of the ALE (Address Latch Enable) input latches $AD_0 \sim 7$, IO/M, and CE signals into the respective latches.

ADo ~ 7 (Input/Output)

Three-state, bi-directional address/data bus. Eight-bit address information on this bus is read into the internal address latch at the negative going edge of the ALE. Eight bits of data can be read from or written to the chip using this bus depending on the state of the WRITE or READ input.

CE (Input)

When the CE input is high, both read and write operations to the chip are disabled.

IO/M (Input)

A high level input to this pin selects the internal I/O functions, and a low level selects the memory.

RD (Input)

If this pin in low, data from either the memory or ports is read onto the $AD_0 - 7$ lines depending on the state of the IO/M line.

WR (Input)

If this plin is low, data on lines $AD_0 - \tau$ is written into either the memory or into the selected port depending on the state of the IO/M line.

PAo - 7, PBo - 7 (Input/Output)

General-purpose I/O pins. Input/output directions can be determined by programming the command/status (C/S) register.

PCo-5 (Input/Output)

Three pins are usable either as general-purpose I/O pins or control pins for the PA and PB ports. When used as control pins, they are assigned to the following functions:

PC0: A INTR (port A interrupt) PC1: <u>A BF (port A full)</u> PC2: A STB (port A strobe) PC3: B INTR (port B interrupt) PC4: <u>B BF (port B buffer full)</u> PC5: B STB (port B strobe)

TIMER IN (Input) Input to the counter/timer

TIMER OUT (Output)

Timer output. When the present count is reached during timer operation, this pin provides a square-wave or pulse output depending on the programmed control status.



Function

81C55 has 3 functions as described below.

- 2K bit static RAM (256 words × 8 bits)
- Two 8-bit I/O ports (PA and PB) and a 6-bit I/O port (PC)
- 14-bit timer counter

The internal register is shown in the figure below, and the I/O addresses are described in the table below.



Figure C-7. Internal Register of 81C55

			/O A0	idress				Parlauting Register
A7	A6	A5	A4	A3	A2	A1	AO	Selecting Register
X	х	x	x	X	0	0	Ų	internal command/status register
х	х	x	x	x	0	0	1	Universal I/O port A (PA)
x	х	x	х	X	0	1	0	Universal I/O port B (PB)
х	х	x	х	x	0	1	1	I/O port C (PC)
Х	х	X	Х	X	1	0	0	Timer count lower position 8 bits (LSB)
х	х	x	х	x	1	0	1	Timer count upper position 6 bits and timer mode 2 bits (MSB)

X : Don't care.

Table C-4. I/O Address of 81C55



(1) Programming the Command/Status (C/S) Register

The contents of the command register can be written during an I/O cycle by addressing it with an I/O address of xxxxx000. Bit assignments for the register are shown below:



Figure C-8. Programming the Command/Status Register

Pin	ALT1	ALT2	ALT3	ALT4
PC.	Input port	Output port	A INTR	A INTR
PC1	Input port	Output port	A BF	A BF
PC:	Input port	Output port	A STB	A STB
PC	Input port	Output port	Output port	B INTR
PC.	fred tugni	Output port	Output port	B BF
PC:	Input port	Output port	Output port	BSTB

Table	C-5. Port	Control	Assignment
-------	-----------	---------	------------

(2) Reading the C/S Register

The I/O and timer status can be accessed by reading the contents of the Status register located at I/O address xxxx000. The status word format is shown below:



Figure C-9. Reading the C/S Register

(3) PA and PB Registers

These registers may be used as either input or output ports depending on the programmed contents of the C/C register. They may also be used either in the basic mode or in the strobe mode.

I/O address of the PA register: xxxxx001

I/O address of the PB register: xxxxx010

(4) PC Register

The PC register may be used as an input port, output port or control register depending on the programmed contents of the C/S register. The I/O address of the PC register is xxxxx011.

(5) Timer

The timer is a 14-bit counter which counts TIMEH IN pulses.

The low order byte of the timer register has an I/O address of xxxxx100, and the high order byte of the register has an I/O address of xxxxx101.

The count length register (CLR) may be preset with two bytes of data. Bits 0 through 13 are assigned to the count length: bits 14 and 15 specify the timer output mode. A read operation of the CLR reads the contents of the counter and the pertinent output mode. The initial value range which can initially be loaded into the counter is 2 through 3FFF hex. Bit assignments to the timer counter and possible output modes are shown in the following.

M2	M1	T13	T12	T11	T10	T9	T8
----	----	-----	-----	-----	-----	----	----

Output mode High order 6 bits of count length



Low order byte of count length

Figure C-10. Bit Assignments to the Timer Counter

M2 M1

- 0 0 Outputs a low-level signal in the latter half (Note 1) of a count period.
- 0 1 Outputs a low-level signal in the latter half of a count period, automatically loads the programmed count length, and restarts counting when the TC value is reached.
- 1 0 Outputs a pulse when the TC value is reached.
- Outputs a pulse each time the preset TC value is reached, automatically loads the programmed count length, and restarts from the beginning.
- Note 1: When counting an asymmetrical value such as (9), a high level is output during the first period of five, and a low level is output during the second period of four.
- Note 2: If an internal counter of the 81C55 receives a reset signal, count operation stops but the counter is not set to a specific initial value or output mode. When restarting count operation after reset, the START command must be executed again through the C/S register.

(6) Standby Mode

The 61C55 is placed in standby mode when the high level at CE input is latched during the negative going edge of ALE. All input ports and the timer input should be pulled up or down to either Vcc or GND potential.

When using battery back-up, all ports should be set low or in input port mode. The timer output should be set low. Otherwise, a buffer should be added to the timer output and the battery should be connected to the power supply pins of the buffer.

By setting the reset input to a high level, the standby mode can be selected. In this case, the command register is reset, so the ports automatically set to the input mode and the timer stops.

82C51A General Description

82C51A is USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication developed for the microcomputer system.

As a peripheral device of the microcomputer system, 82C51A receives parallel data from CPU and transmits serial data after conversion. This device also receives serial data from outside and transmits parallel data to CPU after conversion. Thus the device is used for serial data communication.

82C51A configures a fully static circuit using silicon gate CMOS technology. Therefore, it operates on an extremely low power supply at 100 μ A (max.) of standby current by suspending all the operations. 82C51A is functionally compatible with 8251A.



Figure C-11. Functional Block Diagram





Functional Pin Description

Do - D7 (Input/Output)

This is a bidirectional data bus which receives control word and transmit data from CPU and sends status word and received data to CPU.

RESET (Input)

A "High" on this input forces the 82C51A into "reset status".

The device waits for the writing of "mode instruction".

The min. recet width is six clock inputs during the operating status of CLK.

CLK (Input)

CLK signal is used to generate an internal device timing.

CLK signal is independent of RXC or TXC.

However, the frequency of CLK must be greater than 30 times the RXC and TXC at Synchronous mode and Asynchronous "x1" mode, and must be greater than 5 times at Asynchronous "x16" and "x64" mode.

WR (Input)

This is "active low" input terminal which receives a signal for waiting transmit data and control words from CPU into 82C51A.

RD (Input)

This is "active low" input terminal which receives a signal for reading receive data and statue words from 82C51A.

C/D (input)

This is an input terminal which receives a signal for selecting data or command word and status word when 82C51A is accessed by CPU.

If $C/\overline{D} = low$, data will be accessed.

If C/D = high, command word or status word will be accessed.



CS (Input)

This is "active low" input terminal which selects the 82C51A at low level when CPU accesses.

Note: The device won't be in "standby status" only setting $\overline{CS} =$ High. Refer to "Standby Status".

TXD (Output)

This is an output terminal for transmit data from which serial-converted data is sent out.

The device is in "mark status" (high level) after resetting or during a status when transmit is disabled.

It is also possible to set the device in "break status" (low level) by a command.

TXRDY (Output)

This is an output terminal which indicates that 82C51A is ready to accept a transmit data character.

But the terminal is always at low level if \overline{CTS} = high or the device was set in "TX disable status" by a command.



Note: TXRDY of status word indicates that transmit data character is receivable, regardless of CTS or command.

If CPU write a data character, TXRDY will be reset by the leading edge or WR signal.

TXEMPTY (Output)

This is an output terminal which indicates that 82C51A transmitted all the characters and had no data character.

In "synchronous mode", the terminal is at high level, if transmit data characters are no longer left and sync characters are automatically transmitted.

If <u>CPU</u> write a data character, TXEMPTY will be reset by the leading edge of WR signal.

Note: As a transmitter is disabled by setting CTS "High" or command, a data written before disabled will be sent out, then TXD and TXEMPTY will be "High". Even if a data is written after disable, that data is not sent out and TXE will be "High".

After enabled transmitter, it is sent out.

TXC (Input)

This is a clock input signal which determines the transfer speed of transmit data.

In "synchronous mode", the baud rate will be the same as the frequency of TXC.

In "asynchronous mode", it is possible to select baud rate factor by mode instruction. It can be 1, 1/16 or 1/64 the TXC.

The falling edge of TXC shifts the serial data out of the 82C51A.

RXD (Input)

This is a terminal which receives serial data.

RXRDY (Output)

This is a terminal which indicates that 82C51A contains a character that is ready to READ.

If CPU reads a data character, RXRDY will be reset by the leading edge of RD signal.

Unless CPU reads a data character before next one character is received completely, the preceding data will be lost. In such a case, an overrun error flag of status word will be set.

RXC (Input)

This is a clock input signal which determines the transfer speed of receive data.

in "synchronous mode", the baud rate will be the same as the frequency of RXC.

In "asynchronous mode", it is possible to select baud rate factor by mode instruction. It can be 1, 1/16, 1/64 the RXC.

SYNDET/BD (Input/Output)

This is a terminal which function changes according to mode.

In "internal synchronous mode", this terminal is at high level, if sync characters are received and synchronized. If status word is read, the terminal will be reset.

In "external synchronous mode", this is an input terminal.

If "High" on this input forces, 82C51A starts receiving data character.

In "asynchronous mode", this is an output terminal which generates "high level" output upon the detection of "break" character, if receiver data contained "low level" space between stop bits of two continuous characters. The terminal will be reset, if RXD is at high level.

DSR (Input)

This is an input port for MODEM interface. The input status of the terminal can be recognized by CPU reading status words.

DTR (Output)

This is an output port for MODEM interface. It is possible to set the status of DTR by a command.

CTS (Input)

This is an input terminal for MODEM interface which is used for controlling a transmit circuit. The terminal controls data transmit if the device is set in "TX Enable" status by a command.

Data is transmittable if the terminal is at low level.

RTS (Output)

This is an output port for MODEM interface. It is possible to set the status of RTS by a command.

Function

Outline

82C51A's functional configuration is programmed by the software.

Operation between 82C51A and CPU is executed by program control. Table C-6 shows the operation between CPU and the device.

CS	C/D	RD	WR	
1	Х	х	X	Data bus 3-state
0	X	1	1	Data bus 3-state
0	1	0	1	Status → CPU
0	1	1	0	Control word - CPU
0	0	0	1	Data → CPU
0	0	1	0	Data ← CPU

Table C-6. Operation between 82C51A and CPU

It is necessary to execute a function-setting sequence after resetting on 92C51A. Figure C-13 shows the function setting sequence.

If the function was set, the device is ready to receive a command, thus enabling the transfer of data by setting a necessary command, reading a status and reading/writing data.







There are two types of control words.

- 1. Mode instruction (setting of function)
- 2. Command (setting of operation)

1. Mode Instruction

Mode instruction is used for setting the function of 82C51A. Mode instruction will be in "wait for write" at either internal reset or external reset. That is, the writing of control word after resetting will be recognized as "mode instruction".

Items to be set by mode instruction are as follows:

- Synchronous/Asynchronous mode
- Character hronous mode
- Character length
- Parity bit
- Baud rate factor (asynchronous mode)
- Internal/external synchronization (synchronous mode)
- No. of synchronous characters (synchronous mode)

The bit configuration of mode instruction is shown in Figures C-14 and C-15. In the case of synchronous mode, it is necessary to write one- or two-type sync characters.

If sync characters were written, a function will be set because the writing of sync characters constitutes part of mode instruction.

D,	D.	Ds	D.	Ds	D,	D1	Do				
S:	Sı.	EP	PEN	Li I	Ŀ	B,	81]			
								paug rate la	ictor		
				-			L	a	t	Ö	1
						-	12.20	0	0	1	1
								Refer to Fig. G-15	1x	16x	84
								Character le	ngth		
				1	-		-	0	1	0	1
				-	-		-	0	0	1	1
								5 bits	6 bits	7 bita	8 bit
								Parity check			
			-					0	1	0	1
		-						0	Ó	1	1
								DISSOIP	Odd parity	DISSOIR	Ever
								Stop bit leng	th		
	_	-				-		0	1	0	t
-	1					1000		0	0	t	1

Figure C-14. Bit Configuration of Mode Instruction (Asynchronous)

Inhibit

1 101

1.5 bits

2 bits



Figure C-15. Bit Configuration of Mode Instruction (Synchronous)

2. Command

Command is used for setting the operation of 82C51A.

It is possible to write a command whenever necessary after writing mode instruction and sync characters.

Items to be set by command are as follows:

- Transmit Enable/Disable
- Receive Enable/Disable
- DTR, RTS Output of data
- · Resetting of error flag
- Sending of break characters
- Internal resetting
- Hunt mode (synchronous mode)

The bit configuration of a command is shown in Figure C-16.



Figure C-16. Bit Configuration of Command

Status Word

It is possible to see the internal status of 82C51A by reading a status word. The bit configuration of status word is shown in Figure C-17.



Figure C-17. Bit Configuration of Status Word

Standby Status

It is possible to put 82C51A in "standby status" for the complete static configuration of CMOS.

When the following conditions have been satisfied that 82C51A is in "standby status".

- CS terminal shall be fixed at VCC level.
- Input pins other than CS, DU to D7, RD, WR and C/D shall be fixed at VCC or GND level (including SYNDET in external synchronous mode).

Note: When all outputs current are 0, ICCS specification is applied.

Basic Construction of LCD

Liquid crystal is a substance midway between a liquid and a solid, although its appearance is much like a liquid. From an electrical and optical standpoint, it possesses the properties of a crystal. Items which use this substance are called liquid crystal display elements. The LCD used in the Tandy 200 is a TN (Twisted Nematic) type of liquid crystal. Ite basic construction is shown in Figure C-18.



Figure C-18. Construction of LCD Panel

The LCD operates as an "electric shutter" that controls the passage of light.

If voltage is applied, the transmission of light is blocked, otherwise, light is allowed to pase so that letters and numbers can be displayed.

Figure C-19 demonstrates how the LCD operates:

- The liquid-crystal display element is sandwiched between the two polarization plates. The polarized axes of the upper and lower plates are placed at right angles to each other to use the optical "twisting" of light.
- As shown in Figure C-19 (a), if voltage is not applied, the liquid-crystal molecules between the upper and lower plates twist 90° to distribute light. This results in a 90° optical movement and the transmission of light.
- In Figure C-19 (b), however, voltage is applied and the liquid appears frosted in current-carrying areas, thus blocking light transmission.





HM6264LFP-12,HM6264LFP-15

8192-word x 8-bit High Speed Static CMOS RAM

- FEATURES
- · High Density Small-sized Packaged
- Projection Area Reduced to One-Thirds of Conventional DIP
- Thickness Reduced to a Half of Conventional DIP
- High Speed: Fast Access Time 120/150ns (max)
- Single 5V Supply
- Low Power Standby and Low Power Operation Standby: 10µW (typ.), Operation: 200mW (typ.)
- Capability of Battery Back-up Operation
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Competible: All Input and Output
- Equal Access and Cycle Time
- BLOCK DIAGRAM





Item	Symbol	Rating	Unit	
Terminal Voltage *	FT	-0.5 ** 10 *7.0	V	
Power Dissipation	PT	1.0	W	
Operating Temperature	Topr	0 to +70	*C	
Storage Temperature	Tota	-55 to +125	°C	
Storage Temperature (Under Bias)	Thias	-10 to +85	°C	

* With respect to GND. ** Pulse width 50ns: -3.0V

TRUTH TABLE

WE	CS,	CS,	OE	Mode	I/O Pin	VCC Current	Note
х	H	X	х	Not Selected	High Z	/SB, /SB1	
х	X	L	x	(Power Down)	High Z	/SB, /SB2	
H	L	H	H	Output Disabled	High Z	/cc, /cci	
н	L	H	L	Read	Dout	Icc, Icci	
L	L	H	н	Write	Din	/cc, /cci	Write Cycle (1)
L	L	H	1	write	Din	/cc, /cci	Write Cycle (2)

X: H or L



PIN ARRANGEMENT



(Top View)



RECOMMENDED DC OPERATING CONDITIONS (T_d = 0 to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vec	4.5	5.0	5.5	V
Supply vortage	GND	0	0	0	v
Input Voltage	VIH VIH	2.2	-10	6.0	v
indust sourcaffe	VIL	0.3*	-	0.8	v v

* Pulse Width 50ns: -3.0V

DC AND OPERATING CHARACTERISTICS (V_{CC} = 5V±10%, GND = 0V, T_g = 0 to +70°C)

liem	Symbol	Test Condition	min	typ*	max	Unit
Input Leakage Current	ULF	Vin=GND to VCC	-	+	2	#A
Output Leakage Current	ULO!	$\overline{CS1} = V_{IH}$ or $\overline{CS2} = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$, $V_{IIO} = \text{GND}$ or V_{CC}	-	-	2	μA
Operating Power Supply Current	Icc	CS1=VIL, CS2=VIH, II/O=0mA	-	40	80	mA
Average Operating Current	lcci	Min. cycle, duty=100%, /1/O=0mA	-	60	110	mA
	ISB	CS1=VIH or CS2=VIL	-	- 2 - 2 40 80 60 110 1 3 2 100	3	mA
Standby Power Supply Current	Issi**	CS1≥V _{CC} -0.2V, CS2≥V _{CC} -0.2V or CS2≦0.2V	-	2	100	μA
	1582**	C\$2≦0.2V	-	2	100	μA
Output Voltage	FOL	IOL=2.1mA	-	-	0.4	v
andby Power Supply Current utput Voltage	VOH	IOH=-1.0mA	2.4	-	-	V

Typical limits are at VCC=5.0V, Ta=25°C and specified loading.

** VIL min=-0.3V

- GAPACITANCE (f= 1MHz, To = 25°C)

Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	Cin	Vin = 0V	-	6	pF
Input/Output Capacitance	C1/0	V1/0 = 0V	-	8	pF

Note) This parameter is sampled and not 100% tested.

AC CHARACTERISTICS (V_{CC} = 5V±10%, 7a = 0 to +70°C)

AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10ns

Input and Output Timing Reference Level: 1.5V

Output Load: 1TTL Gate and CL = 100pF lincluding scope and jight

. READ CYCLE

Item		Symbol	HM626-	4LFP-12	HM626-	4LFP-15	
		Symbol	min	max	min	max	Uni
Read Cycle Time		IRC	120	-	150	-	ns
Address Access Time		IAA		120	-	150	ns
Chip Selection to Output	CSI	tcoi	-	120	-	150	#8
City selection to Output	CS2	fcoz	+	120	-	150	15
Output Enable to Output Valid		FOR	-	60	-	70	88
Chip Selection to Output	CS1	tLZ1	10	-	15	-	ns
in Low Z	CS2	ILZ2	10	-	15	- 150 150 150 70	ns
Output Enable to Output in Los	v Z	TOLZ	5	-	5	-	ns
Chip Deselection to Output	CSI	INZI	0	40	0	50	ns
in High Z	CS2	IHZ2	0	40	0	50	ns
Output Disable to Output in Hig	hΖ	IOHZ	0	40	0	50	ns
Output Hold from Address Char	ge .	ton	10		15	-	ns

NOTES: 1 tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

2 At any given temperature and voltage condition, tHZ max is less than t_{LZ} min both for a given device and from device to device.





NOTE : 1) WE is high for Read Cycle

. WRITE CYCLE

Item		Symbol	HM626	4LFP-12	HM626	4LFP-15	Tinte
		aymou	min	max	min	max	Unit
Write Cycle Time		*wc	120	-	150	-	8
Chip Selection to End of Writ	e	*CW	85	-	100	-	115
Address Setup Time		AS	0		0	-	ns
Address Valid to End of Write Write Pulse Width		TAW	85	-	100	-	85
		twp	70	-	90	-	ns
write Pulse width Write Recovery Time	CS1, WE	IWRI	5	-	10	-	ns
write Recovery Tube	CS2	IWR2	15	-	15	-	ns
Write to Output in High Z		twHZ	0	40	0	50	ns
Data to Write Time Overlap		1DW	\$0	-	60	-	ns
Data Hold from Write Time		^t DH	0	-	0	-	ns
OE to Output in High Z		tonz	-0	40	0	50	ns
Output Active from End of W	/rite	10W	5	-	10		ns





. WRITE CYCLE (1) (OE clock)



. WRITE CYCLE (2) (OE Low Fix)



- NOTES: 1) A write occurs during the overlap of a low CS1, a high CS2 and a low WE. A write begins at the latest transition among CS1 going low, CS2 going high and WE going low. A write ends at the earliest transition among CS1 going high, CS2 going low and WE going high, furp is measured from the beginning of write to the end of write.
 - 2) tow is measured from the later of CS1 going low or CS2 going high to the end of write.
 - I A g is measured from the address valid to the beginning of write.
 I swg is measured from the end of write to the address change.
 - furg1 applies in case a write ends at CS1 or WE going high. twg 2 applies in case a write ends at CS2 going low.
 - 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied. 6) If CSI goes low simultaneously with WE going low or after WE going
 - low, the outputs remain in high impedance state.
 - 7) Dout is the same phase of the latest written data in this write cycle. 8) Dout is the read data of next address.
 - b) Don't the rest state of the shadh during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.

LOW V_{CC} DATA RETENTION CHARACTERISTICS (T_a = 0 to +70 °C)

Item	Symbol	Test Condition	min	typ	max	Uni
V _{CC} for Data Retention	VDR1	CS1≥V _{CC} -0.2V,CS2≥V _{CC} -0.2V or CS2≤0.2V	2.0	-	-	V
· CC for Data Referition	VDR2	CS2 ≤ 0.2V	2.0	-	max 	N
Data Retention Current	ICCDR1	$V_{CC} = 3.0V, \overline{CS1} \ge V_{CC} = 0.2V,$ $CS2 \ge V_{CC} = 0.2V$ or $CS2 \le 0.2V$		1	50*	#A
	ICCDR2	$V_{CC} = 3.0V, CS2 \le 0.2V$	-	1	- 50*	-
Chip Deselect to Data Retention Tune	ICDR	See Retention Waveform	0	-	-	715
Operation Recovery Time	tR	Construction of the second second	Inc**	-	-	113

* VIL min = -0.3V, 20µA max at Ta=0~40°C.

** tRC = Read Cycle Time

. LOW Vec DATA RETENTION WAVEFORM (1) (CS1 Controlled)



. LOW Vcc DATA RETENTION WAVEFORM (2) (CS2 Controlled)



NOTE: In Data Retention Mode, CS2 controls the Address, WE, CS1, OE and Din buffer. If CS2 controls data retention mode, Vin for these inputs can be in the high impedance state. If CS1 controls the data retention mode, CS2 must satisfy either CS2 > Vcc-0.2V or CS2 < 0.2V. The other input levels (address, WE, OE, 1/O) can be in the high impedance state.


HM6264LP-10.HM6264LP-12 HM6264LP-15

8192-word x 8-bit High Speed Static CMOS RAM

- . FEATURES
 - Fast access Time
 - Low Power Standby
- 100ns/120ns/150ns (max.) Standby: 0.01mW(typ.)
- Low Power Operation Operating: 200mW (typ.)
- Capability of Battery Back-up Operation
- Single +5V Supply
- Completely Static Memory..... No clock or Timing Strobe Required
- Equal Access and Cycle Time
- Common Data Input and Output, Three State Output
- Directly TTL Compatible: All Input and Output
- Standard 28pin Package Configuration
- Pin Out Compatible with 64K EPROM HN482764

BLOCK DIAGRAM



PIN ARRANGEMENT

** o Her . ž O DAD : ry Matrix 800 256×256 ñ, P\$ 10.0 Calum 1/0 Japan Data Column Detectes Central 10.1 4 Tining Pulse Cen. 25.0 Read. Write Control WF 4



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage *	VT	-0.5 ** 10 +7.0	v
Power Dissipation	PT	1.0	w
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tota	-55 to +125	°C
Storage Temperature (Under Bias)	Thias	-10 to +85	°C

* With respect to GND. ** Pulse width 50ms. -3.0V

TRUTH TABLE

WE	CS,	CS,	ŌĒ	Mode	I/O Pin	V _{CC} Current	Note
×	H	X	x	Not Selected	High Z	/SR. /SRI	
x	X	L	X	(Power Down)	High Z	/58,/582	
H	L	H	H	Output Disabled	High Z	Icc, Icci	
H	L	H	L	Read	Dout	/cc,/cci	
L	L	H	H	Write	Din	Jec, Jeci	Write Cycle (1)
L	L	H	L	write	Din	/cc,/cci	Write Cycle (2)

X: H or L



. WRITE CYCLE (1) (DE clock)



. WRITE CYCLE (2) (OE Low Fix)



- NOTES: 1) A write occurs during the overlap of a low CST, a high CS2 and a low WE. A write begins at the latest transition among CSI going low, CS2 going high and WE going low. A write ends at the eacliest transition among CS1 going high, CS2 going low and WE going high, fwp is measured from the beginning of write to the end of write. 2) t_{CW} is measured from the later of CS1 going low or CS2 going high to
 - the end of write.
 - 3) tAS is measured from the address valid to the beginning of write.
 - 4) I wR is measured from the end of write to the address change. twin applies in case a write ends at CS1 or WE going high. twin applies in case a write ends at CS2 going low.
 - 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
 - 6) If CS1 goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
 - 7) Dout is the same phase of the latest written data in this write cycle.

 - 8) Dout is the read data of next address.
 8) If CSI is low and CS2 is high during this period, I/O piss are in the output state. Therefore, the input signals of opposite phase to the output state. Therefore, the input signals of opposite phase to the output state.

RECOMMENDED DC OPERATING CONDITIONS (T_g = 0 to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vec	4.5	5.0	5.5	v
suppry voltage	GND	0	0	0	v
Input Voltage	VIH	2.2	-	6.0	V
	VII.	-0.3*	-	0.8	v

* Pulse Width 50ns: -3.0V

DC AND OPERATING CHARACTERISTICS (VCC = 5V±10%, GND = 0V, Ta = 0 to +70°C)

Item	Symbol	Test Condition	min	typ*	max	Unit
Input Leakage Current	VLI	Vin=GND to VCC	-	-	2	Au
Output Leakage Current	1/10	$\overline{CS1}=V_{IH}$ or $CS2=V_{IL}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, $V_{IJO}=GND$ to V_{CC}		-	2	HA.
Operating Power Supply Current	Icc	CSI=VIL, CS2=VIH, II/O=0mA	-	40	80	mA
Average Operating Current	leci	Min. cycle, duty=100%, II/O=0mA	-	60	110	mA
	ISB	CS1=VIH or CS2=VIL	-	1	3	mA
Standby Power Supply Current	1581 **	CS1≧V _{CC} -0.2V, CS2≧V _{CC} -0.2V or CS2≦0.2V	-	2	100	MA
	Issz++	C\$2≦0.2V	-	2	100	#A
Output Voltage	VOL	IoL=2.1mA	-	-	0.4	v
	VOH	ION=-1.0mA	2.4	-	-	v

Typical limits are at Vcc=5.0V, To=25°C and specified loading.

** VIL min= -0.3V

· CAPACITANCE (f= 1MHz, To = 25°C)

Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	Cin	V in = 0V	-	6	pF
Input/Output Capacitance	010	V1/0 = 0V	-	8	pF

Note) This parameter is sampled and not 100% tested.

AC CHARACTERISTICS (V_{CC} = 5V±10%, T_d = 0 to +70°C)

. AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10ns

Input and Output Timing Reference Level: 1.5V

Output Load: 1TTL Gate and CL = 100pF (including scope and jig)

. READ CYCLE

ltem		Sumbol	Symbol HM6264LP-10		HM6264LP-12		HM6264LP-15		
		Symoor	min	max	min	max	min	max	Unit
Read Cycle Time		INC	100	-	120	-	150	-	ns
Address Access Time		IAA	-	100	-	120	-	150	ns
Chip Selection to Output	CS1	ICOI	-	100	~	120	-	150	ns
Chip Selection to Output	C\$2	1001	-	100	-	120		150	ms
Output Enable to Output V	alid	tOE	-	50	-	60	-	70	ms
Chip Selection to	CS1	11.21	10	-	10	-	15	-	ns
Output in Low 2	CS2	ILZ2	10	-	10	-	15	-	ns
Output Enable to Output in	Low Z	TOLZ	5	-	5	-	5	-	ns
Chip Deselection to	CSI	IHZI	0	35	0	40	0	50	ns
Output in High Z	CS2	1482	0	35	0	40	0	30	ms
Output Disable to Output in	High Z	IONZ	0	35	0	40	0	50	ns
Output Hold from Address (hange	IOH	10	-	10	-	15	-	ns



NOTES: 1 1_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

2 At any given temperature and voltage condition, IHZ max is less than ILZ min both for a given device and from device to device.







NOTE : 1) WE is high for Read Cycle

			HM6264LP-10		HM62	HM6264LP-12		HM6264LP-15	
Item		Symbol	min	max	min	max	min	max	Uni
Write Cycle Time		IWC	100	-	120	-	150	-	ns
Chip Selection to End of	Write	ICW	80	-	85	-	100	-	ns
Address Setup Time		tAS	0	-	0	-	0	-	ns
Address Valid to End of	Write	IAW	80	-	85	-	100	-	ns
Write Pulse Width		IWP	60	-	70	-	90	-	ns
CS1, W	CS1, WE	IWRI	5	-	5	-	10	-	ns
Write Recovery Time	CS2	IWR2	15	-	15	-	15	-	ns
Write to Output in High 2	z	IWHZ	0	35	0	40	0	50	ns
Data to Write Time Overl	ap	tDW	40	-	50	-	60	-	ns
Data Hold from Write Tir	ne	IDH	0	-	0	-	0	-	ns
OE to Output in High Z		IOHZ	0	35	0	40	0	50	ns
Output Active from End	of Write	low	3	-	5	-	10	-	ns

. WRITE CYCLE

. WRITE CYCLE (1) (OE clock)



. WRITE CYCLE (2) (DE Low Fix)



NOTES: 1) A write occurs during the overlap of a low CS1, a high CS2 and a low WE. A write begins at the latest transition among CS1 going low, CS2 going high and WE going low. A write ends at the earliest transition among CS1 going high, CS2 going low and WE going high, two is measured from the beginning of write to the end of write.

- 2) ICW is measured from the later of CS1 going low or CS2 going high to the end of write.
- 3) fAS is measured from the address valid to the beginning of write.
- 4) furg is measured from the end of write to the address change. furg1 applies in case a write ends at CS1 or WE going high. twR 2 applies in case a write ends at CS2 going low.
- 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied. 6) If CS1 goes low simultaneously with WE going low or after WE going
- low, the outputs remain in high impedance state.
- 7) Dout is the same phase of the latest written data in this write cycle.
- 8) Dout is the read data of next address.
- 9) If CS1 is low and CS2 is high during this period, 1/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.



C-41

ltem	Symbol	Test Condition	min	typ	max	Unit
Voc for Data Retention	V _{DR1}	CS1 ≥ Vcc - 0.2V, CS2 ≥ Vcc - 0.2V or CS2≤0.2V	2.0	-	-	v
· DE los bata Referición	VDR2	CS2 ≤ 0.2V	2.0	-	-	v
Data Retention Current	ICCDR1	$V_{CC} = 3.0V, \overline{CS1} \ge V_{CC} = 0.2V,$ $CS2 \ge V_{CC} = 0.2V$ or $CS2 \le 0.2V$		1	50*	μA
	ICCDR2	$V_{CC} = 3.0V, CS2 \le 0.2V$	-	1	50*	Ju A
Chip Deselect to Data Retention Time	CDR	See Retention Waveform	0	-		ns
Operation Recovery Time	IR		IRC**	-	-	85

LOW VCC DATA RETENTION CHARACTERISTICS (T_g = 0 to +70 °C)

* VIL min = -0.3V, 20µA max at Ta=0~40°C

** IRC = Read Cycle Time

. LOW Vcc DATA RETENTION WAVEFORM (1) (CS1 Controlled)



. LOW Vee DATA RETENTION WAVEFORM (2) (CS2 Controlled)



NOTE: In Data Retention Mode, CS2 controls the Address, WE, CS1, OE and Din buffer. If CS2 controls data retention mode, Vin for these inputs can be in the high impedance state. If CS1 controls the data retention mode, CS2 must satisfy either CS2 = Vico-0.2V vor CS3 < 0.2V. The other input levels (address, WE, OE, 1/O) can be in the high impedance state.









ACCESS TIME VI. SUPPLY VOLTAGE



SUPPLY CURRENT VI.



ACCESS TIME VI.



ACCESS TIME VI. AMBIENT TEMPERATURE





C-44

HN613256P, HN613256FP

32768-word x 8-bit Mask Programmable Read Only Memory

The HN613256P/FP is a mask-programmable, byte-organized memory designed for use in bus-organized system.

To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks nor refreshing because of static operation.

The active level of the CS and OE input, and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a power-down mode.

- FEATURES
- Fully Static Operation
- Automatic Power Down
- Single +5V Power Supply
- Three-state Data Output for OR-ties
- Mask Programmable Chip Select and Output Enable
- TTL Compatible
- Maximum Access Time: 250ns
- Low Power Standby and Low Power Operation; Standby 5µW (typ.), Operation 50mW (typ.)
- Pin Compatible with EPROM

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*	Vcc	-0.3 to +7.0	v
Input Voltage*	Vin	-0.3 to +7.0	V
Operating Temperature Range	Topr	-20 to +75	°C
Storage Temperature Range	Tata	-55 to +125	°C
Storage Temperature Range (Under Bias)	Thing	-20 to +85	°C

"With respect to Vas

RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	min.	typ.		Unit
Supply Voltage*	Vcc	4.5	5.0	5.5	V
Input Voltage*	Vis	-0.3	-	0.8	V
	Via	2.2	-	Von	v
Operating Temperature	7	- 20	-	75	°.

With respect to Vis-







· Active level can be defined by the customer. HN613256FP



C-45



ABSOLUTE MAXIMUM RATINGS

lten	Symbol	Rating	Unit
Supply Voltage*	Vec	-0.3-+7.0	v
Input Voltage*	V.,	-0.3-+7.0	V
Operating Temperature Range	F	0~+75	r
Storage Temperature Range	Tay	-55~+125	r
Bias Storage Temperature Range	Taur	-20-+85	5

Note : * Referenced to Val.

ELECTRICAL CHARACTERISTICS

(Vec=5V±10%, Vss=0V, Ta=0~+75°C)

	lten	Symbol	Test	Condition	min	479""	max	Unix
Input "High" Leve	d Voltage	V.e.			2.4	-	Vec	V
Input "Low" Leve	d Voltage	Via.			0	-	0.8	V
Output "High" Let	vel Voltage	Vor	1		2.4	-	-	٧
Output "Low" Let	el Voltage	VaL	Inc = 1.0 m A		-	-	0.4	V
Input Leakage Cur	rreat	<i>I.</i> ,	V0-5.5V		-		2.5	PA
Output "High" Le	vel Leakage Current	Los	CE -0.8V	V2.4V	-	-	5	PA
Output "Low" Lev	el Leskage Current	Los	CE-2.4V	V0.4V		-	5	PA
Supply Correct	In stand-by	In	S82 V 8.3V	Ver-5.5V	- ÷	1	30	#A
Supply Carrent	In operation	lec *	at -10a L -bal. Voc - 5.5V		-	1.5	3.0	m.A.
Input Capacitance (G.			-)	-	10	pF
Output Capacitance		C.,	V., -0V. /-1MHz. Te-25°C			-	12.5	pF

· Steady state current ··· Wex=SV, 7.=25°C

AC OPERATING CONDITION AND CHARACTERISTICS

• READ SEQUENCE (Vec-5V±10%, Vss-0V, Ta-0-+75°C, L-1/-20ns)

Item	Symbol	min	-	Unit
Read Cycle Time	1.00	4.0	-	P
Address Access Time	faate	-	3.5	JA S
Chip Enable Access Time	t seec	-	3.0	. PS
Data Hold Time from Address	t se	0.05	0.5	// 8
Address Set-up Time	Lis	0.5	-	M 8
Address Hold Time	E.m.	0	-	#s
Chip Enable ON Time	fer	3.0	-	A.s
Chip Enable OFF Time	Fer .	0.5	-	<i>P</i> 5



AC TEST LOAD



Notes : 1.1.-1.-20na. 2.C. includes in especitance. 3.AB diades are 152074@.



h	tem	Symbol	Test C	ondition	min	typ	max	Unit
Input Voltage		VIH			2.2	-	Vec	V
input votage		VIL			-0.3	-	0.8	V
Output Voltage		V'OH	IOH = -205 #A		2.4	-	-	V
Carbon Antrelle		VOL	IOL = 3.2 mA		-	-	0.4	v
Input Leakage C	Current	Iin	Vin = 0 ~ 5.5V	instant and	-	-	2.5	μA
Output Leakage	Current	ILOH	CS - 0.8V, CS - 2.2V	Vout = 2.4V	-	-	10	#A
Conthos Conside	Corrent	LOL		Vout = 0.4V	-	-	10	μA
Supply Current	Active	Icc*	Vcc = 5.5V. Iout = 0mA	. t _{RC} = min, duty = 100%.	-	10	30	mA
Suppry Current	Standby	158	Vcc= 5.5V, CS ≥ Vcc	- 0.2V, C\$ ≦ 0.2V	-	1	30	μA
Input Capacitan		Cin	Vin = 0V, f = 1 MHz, T,		2.	-	10	pF
Output Capacits	ince	Cout	"in - 0v, / - 1 mins, / 2	-20 C	-	-	15	pF

Stedy state current VCC=5V, T_0=25°C RECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)

 $⁽V_{cc} = 5V \pm 10\%, V_{ss} = 0V, Ta = -20 - +75^{\circ}C, t_{c} = t_{f} = 20ns)$

Item	Symbol	min	max	Unit
Read Cycle Time	IRC	200	-	ns
Address Access Time	IAA	-	200	ns
Chip Select Access Time	IACS	-	200	ns
Chip Selection to Output in Low Z	ICLZ	10	-	ns
Output Enable to Output Valid	105		100	-
Output Enable to Output in Low Z	IOLZ	10	-	ns
Chip Deselection to Output in High Z	ICHZ	0	100	ns
Chip Disable to Output in High Z	IOHZ	0	100	ns
Output Hold from Address Change	IOH	10	-	ns

TIMING WAVEFORM • READ CYCLE (1)



AC TEST LOAD



- Input and output reference level: 1.5V

HN61364P. HN61364FP

8192-word x 8-bit Mask Programmable Read Only Memory

The HN61364P/FP is a mask-programmable, byte-organized memory designed for use in bus-organized systems. To facilitate use, the device operates from a single power supply, has

compatibility with TTL, and requires no clocks or refreshing because of static operation,

The active level of the CS, OE₀ ~ OE₂ inputs and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a powerdown mode.

FEATURES

- Fully Static Operation
 Automatic Power Down
- Single +5V Power Supply
- Three-state Data Output for OR-ties
- Mask Programmable Chip Select and Output Enable
- TTL Compatible
- Maximum Access Time: 250ns
- · Low Power Standby and Low Power Operation; Standby 5µW (typ), Operation 50mW (typ)
- Pin Compatible with EPROM

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS .

ltem	Symbol	Value	Unit
Supply Voltage*	Vee	-0.3 to +7.0	v
Input Voltage*	Vn	-0.3 to +7.0	v
Operating Temperature	Topr	-20 to +75	°C
Storage Temperature	Teta	-55 to +125	°C
Bias Storage Temperature	Thias	-20 to +85	*C

* with respect to Vas

RECOMMENDED DC OPERATING CONDITIONS

Symbol	min	typ	max	Unit
Vcc	4.5	5.0	5.5	V
VIL	-0.3	-	0.8	V
VIII	2.2	-	Vee	v
Topr	-20	-	75	°C
	V _{CC} V _{IL} V _{IH}	V _{CC} 4.5 V _{IL} -0.3 V _{IH} 2.2	V _{CC} 4.5 5.0 V _{IL} -0.3 - V _{IH} 2.2 -	$\begin{array}{c cccc} V_{CC} & 4.5 & 5.0 & 5.5 \\ \hline V_{IL} & -0.3 & - & 0.8 \\ \hline V_{IH} & 2.2 & - & V_{CC} \end{array}$

. with respect to Ver





NCT	28 Vec
A122	27 OE,
A.3	MOE,
A	23 A.
As 5	24 A,
A. 6	23 A.L
A, 7	22 OF.
A28	21 A10
A. 9	20 CS*
Acito	19 D.
Dall	IBD.
D.12	17Ds
D213	16 D.
V 58 14	15D,
(Top	View)



	em	Symbol	Test Condition	min	types	max	Unit
Input High-level	Voltage	VIN		2.2	-	Vcc	V
Input Low-level	Voltage	VIL		-0.3	-	0.8	v
Output High-leve	d Voltage	VOH	IOH=-205#A	2.4	-	-	v
Output Low-leve	and the second se	VOL	TOL=3.2mA	-	-	0.4	V
Input Leakage O		Im	Vin=0 to 5.5V	-	-	2.5	μA
	d Leakage Current	ILOH	Vout=2.4V, CS=0.8V, CS=2.2V	-	-	10	MA
Output Low-leve	Leakage Current	LOL	Vout=0.4V, CS=0.8V, CS=2.2V	-	-	10	HA.
Supply Current	Active	Icc *	Ver=5.5V, Lour=OmA, or=min, duty=100%	-	10	25	mA
sapply content	Standby	Isp	Vcc=5.5V, CS≥Vcc=0.2V, CS≤0.2V	-	1	30	μA
Input Capacitance		Cin	Vin=0V, /=1MHz, Ta=25°C	-	-	10	pF
Output Capacitas	nos	Cout	* IN-04, J- IMINE, J #23.C	-	-	15	pF

ELECTRICAL CHARACTERISTICS (VCC = 5V±10%, VSS = 0V, T = -20 to +75°C

* Steady state current ** Vcc = 5V, Ta = 25°C

RECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)

 $(V_{cc} = 5V \pm 10\%, V_{ss} = 0V, T_{a} = -20 \text{ to } + 75^{\circ}\text{C}, t_{r} = t_{r} = 20 \text{ ns})$

Item	Symbol	min	max	Unit
Read Cycle Time	tRC	250	-	ns
Address Access Time	IAA	-	250	ns
Chip Select Access Time	IACS	-	250	ns
Chip Selection to Output in Low 2	ICLZ	10	-	ns
Output Enable to Output Valid	TOE	-	100	ns
Output Enable to Output in Low 7	tors	10	-	ns
Chip Deselection to Output in High Z	1 _{CHZ}	0	100	ns
Chip Disable to Output in High Z	LOHZ	0	100	ns
Output Hold from Address Change	ION	10	-	ns

. AC TEST LOAD 95.8V (For) R1+2.440 Test Paint D-136年本 **∦**11kn Notes) 1. 6-11-20m 2. C. includes (ig capacitation 3. All diodes are 1520748).

TIMING WAVEFORM

Dout-





- NOTES: 1. Device is continuously selected. 2. Address Vaild prior to or coincident with CS transition low. 3. $\overline{OE} = V_{\underline{R}}$
- 4. Input pulse level: 0.8 to 2.4V
- 5. Input and output reference level: 1.5V





C-51

MC14412

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	VDD**	- 40°C		+ 25°C		+86%		Unit	
Characteristic	oymoo.	Vdc	Min	Max	Min	Түр	Max	Min	Max	- Ora
Output Voltage Pin 7 Only	1.00	5.0	-	0.05	-	0	0.06	-	0.05	
O. Tone	VOL	10	-	0.05	-	0	0.05	-	0.05	¥.
Vin=Vop or 0	10000	15		0.05	-	0	0.05	-	0.05	100
"1" Lovel		5.0	4.95	-	4.95	50	-	4.95	-	
Vin=0 or Vpp	VOH.	10	9.96	-	9.96	10	-	9.96		V.
		15	14.95	-	14.95	15		14.95		1.00
Input Voltage"								1		-
"O" Level										
(Vo=4.5 or 0.5 VI	VIL	5.0	-	1.5	-	2.25	1.5	-	1.6.	V
(Vo=9.0 or 1.0 Vi		10	-	3.0	-	4.50	3.0	-	30	
IVD = 13.5 or 1.5 VI		15	-	4.0	-	6.75	4.0	-	4.0	
"T" Level										1
Pie 15	100	5 to 15	Vpp-0.75	-	Vpg-0.8	Vop-2	-	VDD-0.85	-	
(Vo=0.5 or 4.5 VI		5.0	35	-	3.5	2.75	-	3.5	-	
(Vo = 1.0 or 9.0 Vi	ViH.	10	70		7.0	5.50	-	7.0	-	V
(Vo=15 or 135 V)		15	11.0	-	11.0	8.25	-	11.0	-	1 0
Output Drive Current	-									-
Pin 7 Only								1 1		
(VOH = 2.5)	IOH	5	-0.62	-	-0.5	-15		-0.36	1.00	Am
(VOH = 9.5)		10	-0.62	-	= 0.5	-10	1.00	-0.36		1
(VOH = 13.5)		15	-18	-	-15	-36		-3.1		
(VOL = 0.4)		4.75	2.3	-	2.0	60	-	1.6	-	-
(VOL = 0.5)	10L	10	63	1.5	45	10		3.6	-	mA
(VOL = 1:5)	or	35	15		13	35	1.2	10	-	
Input Current	-			-					-	+
(Bei 15 - Vpo)	- Int	-	-	-	-	± 0.00001	±0.1	-	-	44
Input Pull Up Resistor								-		-
Source Current										
iPin 15= Vcc.								1 1		
	ip	5	265	1	250	460		206	102.53	aA.
V _m = 2.4 Vdc1 Pros 1, 2, 5, 6, 10, 11						+100	-	-	-	
12, 13, 14				-						
Input Capacitance	Cet	-	-	-	-	50	-	-	-	pF.
Total Supply Current	- 11	5	-	45	-	11	40	-	35	1
iPin 15= Vbol	11	10		13	-	40	12	-	11	mA
		15	2	27		80	26		23	1
Modurator/Demodurator	-							-		-
Frequency					1.000					
Accuracy	ACC:	5 10 15	-		-	0.5	1.00	-		*
Excluding Crystall										
Transmit Camer Output	-	5	-	-	- 20	- 25	-		-	+
2nd Harmonic	V2H	35	-	2	- 25	- 32			-	48
Transmit Carner Output		5			0.2	0.30				+
Voltage IR _L = 100 kg)	u	10	-	-	0.5	0.85			-	Veres
iPio 91	Vout	15			1.0	15			-	VRMS
Maximum Receive	-	5	-	15	-	1.5	15	-	15	-
Carner Rise and Fall		30	5	50		1.2	50	1.2	50	1
Carner Rise and Fall Terres IPin 31	4. 11	10		40			40	1	50 40	145
1777 F.		15	-	4.0	-	-	a U	-	a.0	-
Maximum Osoilator	Imex		-		1.2	5		-	-	MHZ
Frequency	-mex					-		-		0.00
Minimum Clock Pulse		5	-	-	-	50	350	-	-	- 15
Width	Iw.	9								1

*DC Noise Immunity (Vig., Vije) is defined as the maximum votage change from an ideal "0" or "1" input level, that the circuit will withstand balance accepting an encoded input "Noise: Only 5-Volt specifications apply to MC14412VP devices



MC14412

MAXIMUM RATINGS (Votages referenced to VSS, Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltages MC14412FP, FL MC14412VP, VL	VDO	-0.5 to 15 0.5 to 6.0	v
hput Voltages, All inputs	Vin	VDD+0.5 to VSS-0.5	٧
DC Current Drain per Pin Texcept Pin 8, 71	1	10	пĂ
DC Corrent Drain (Pin B, 7)	1	35	πA
Operating Temperature Range	TA	-40 to +85	°C.
Storage Temperature Range	Tang	- 65 to + 150	эC

This device contains circuitry to protect the inputs against duringle due to high static vittages or decitic highs, however, it is advised that normal precautions be taken to avoid application of any votage figher than balance circuit. For proper operation it is ecommended that V_{in} and V_{out} be constrained to the range $V_{OS} \leq V_{in}$ are $V_{out} \leq v_{OD}$.

Unused inputs must always be tred to an appropriate logic voltage level le.g., either VSS or VOD).

PIN ASSIGNMENT

Rx Card	To-V	16 VDD
STE		15 TTLO
Oscout 1	3	14 Type
Oscin	4	13 Echo
Resol	6.	12 Ta Enetre
Rx Rate	6	11 Tr Data
Rx Data	7	10 Mode
VSS	8	9 Te Car

DEVICE OPERATION



GENERAL

Figure 1 shows the modern in a system application. The data to be transmitted is presented in serial former to the modulator for conversion to FSK signals for transmission over the belephone network. The modulator output is buffered/amplified before driving the 600 ohm telephone line.

The FSK signal from the remote modem is exceived via the telephone line and Harred to remove extraneous signals such as the local Transmit Carrier. This litering can be either a bandpass which passes only the desired band of frequencies or a north which rejects the known interfering signal. The desired signal is then limited to preserve the asis crossings and field to the demodulator where the data is recovered from the received FSK carrier.

INPUT/OUTPUT FUNCTIONS

Figure 2 shows the I/O interface for the MC14412 low-

speed modern. The following is a description of each individual signal.

TYPE (Pin 14)

The Type input selects either the U.S. or C.C.I.T.T. operational frequencies for both transmitting and receiving deta. When the Type input = "1" the U.S. stratectart is extented and when the Type input = "0", the C.C.I.T.T. standard is selected.

TRANSMIT DATA (Tx Dets, Pin 11)

Transmit Date is the binary information input. Data entered for transmission is modulated using FSK techniques. When operating in the U.S. standard (Type $^{-17}$) a logic "1" input level represents a Mark or when operating in the COTT standard (Type $^{-07}$) a logic "1" input level represents a Mark.





FIGURE 1 - TYPICAL LOW-SPEED MODEM APPLICATION

Since the modulator and demodulator sections of the MC14412 are functionally equivalent to those of the MC19860, additional application information can be obtained from the following Motorola publications:

AN 731 Low-speed Modern Fundamentals

AN-747 Low-speed Modern System Design Using the MC6860

CD-49 Appreation Performance of the M05060 M0DEM



FIGURE 2 - MC14412 INPUT/OUTPUT SIGNALS

TRANSMIT CARRIER (Tx Car, Pin 9)

The Transmit Carrier is a digital-synthesized sine wave derived from a 1.0 MHz oscillator reference. The Tx CAR has an AC output impedance of 5 kB typical. The frequency characteristics are as follows:

United States Standard

Type = "T" Ectre = "T"

Mod	Mode		Tx Data		
Originate	Sola.	Mark	- du	1270 Hz	
Originate		Space	1.0.	1070 Hz	
Answer	°0'	Mark	1.1.	2225 Hz	
Answer	-'0'	Space	"0"	2025 Hz	

C.C.I.T.T. Standard

Type = "0" Echo = "0"

Mode		Tx D	Tx Deta	
Channel	1.40	Mark	-1-	980 Hz
No. 1	11410	Space	-0-	1180 Hz
Channel	0.,	Mark	1.4.	1650 Hz
No. 2	"0"	Space	-0-	1850 Hz



TRANSMIT ENABLE (Tx Enable, Pin 12)

The Transmit Carrier output is enabled when the Tx Enable input = "1". No output tone can be transmitted when Tx Enable = "0".

MODE (Pin 10)

The Mode input selects the pair of transmitting and receive frequencies used during modulation and demodulation. When Mode = "1", the U.S. orginate mode is selected (Type input = "1") or the C.C.I.T.T. Channel No. 1 (Type in put = "0"). When mode = "0", the U.S. answer mode is selected (Type input = "1") or the C.C.I.T.T. Channel No. 2 (Type input = "0").

ECHO (Pin 13)

When the Echo input = "1" (Type = "0", Mode = "0", Tx Data = "1") the modulator will transmit a 2100 Hz tone for



FIGURE 3 - MSBOD MICROCOMPUTER FAMILY BLOCK DIAGRAM

disabling line echo suppressors. During normal data transmission, this input should be low = "0".

RECEIVE DATA (Rs Data, Pin 7)

The Receive Data output is the digital data resulting from demodulating the Receive Carrier.

RECEIVE CARRIER (Rx Car, Pin 1)

The Receive Camer is the FSK input to the demodulator. This input must have either a CMOS or TTL compatible logic level input (see TTL pull-up disable) at a duty cycle of 50% ±2%, that is a square wave resulting from a signal limiter.

RECEIVE DATA RATE (Rx Rate, Pin 6)

The demodulator has been optimized for signal to noise performance at 300, and 600 bps.

Data Rate	Rx Rete
0-300 bps	1
0-600 bps	**D**

SELF TEST (ST. Pin 2)

When a high level (ST = "1") is placed on this input, the demodulator is switched to the modulator frequency and demodulates the transmitted FSK signal.

RESET (Pin 5)

This input is provided to decrease the test time of the chip. In normal operation, this input may be used to disable the demodulator (Reser = "1") — otherwise it chould be test low = "0". The reset pin does not reset Rx data pin 7.

CRYSTAL (Oscin. Oscout. Pin 4, Pin 3, respectively)

A 1.0 MHz crystal is required to utilize the on chip oscillator, A 1.0 MHz equare wave clock can also be applied to the Osc_{ip} input to satisfy the clock requirement lise Foure 2.

When utilizing the 1.0 MHz crystal, external parasitic capacitance, including crystal shunt capacitance, must be <9 pF at the crystal input (pin 41. Pin 4 is capable of driving only one CMOS input.

TTL PULL-UP DISABLE (TTLD, Pin 15)

To improve TTL interface compatibility, all of the inputs to the MODEM have controllative P Channel devices which as a pull-up resistors when TTLD input is low (*0"). When the input is taken high (*1**) the pull-up is disabled, thus reducing power dissipation when interfacing with CMDS. Ph 15 should be taken high (****) with VDD greater than 6 volts.









FIGURE 5 - TYPICAL TRANSMIT CARRIER FREQUENCY SPECTRUM

Specifications of RP5C01

Outline:

The RP5C01 is a real-time clock that can be connected directly to the bus of microprocessors using the 8085A, 280, 6809, 6502 or other CPU. Time can then be written to or read from the clock in the same way as writing to or reading from RAM. As well as calendar and time counters and alarm function, the RP5C01 has a 26 x 4-bit RAM, allowing battery backup. It con therefore be used as a non-volatile RAM.

CS []	9	IN Vee
cs 2		13 OSCOUT
ADJ 3		16 OSCIN
A0 4	22	IS ALARS
A1 5	50	14 03
A2 6	10	13 D2
A3 7		12 D1
RD 8		11 00
GND 9		10 WH

Features:

- * Direct connection to CPU
- 4-bit bidirectional bus D0-D3
- * 4-bit address inputs A0-A3
- Internal counters for time (hours, min., sec.) and date (100 years, leap years, months, days, and days-of-the-week)
- * Choice of 24-hour or 12-hour (AM/PM) system
- * All clock data expressed in BCD code
- * +30 sec. adjustment function
- * Provision for battery backup
- * Internal 26 x 4-bit RAM
- * Alarm signal, 16 Hz clock signal or 1 Hz clock signal output





Terminal connection diagram Block diagram





Absolute max. ratings

Symbol	Iten	Conditions	Values	Units
Vee	Supply voltage		-0.3 - 7	v
VI	Input voltage	Voltage at any pin with respect to GND	-0.3 - 7	v
Vo	Output voltage		-0.3 - 7	v
Pd	Max. power com- sumption	Ta=25*C	700	mW
Topg	Under bias		0 - 70	°C
Tstg	Storage temperature		-40 - 125	°C

Recommended operating conditions (Ta=0 - 70 °C unless otherwise

specified)

Symbol	Item		Units		
		Min	TYP	Max.	
Vcc	Supply voltage	4.5	5	5.5	v
VDH	Data preservation voltage	2.2	-	5.5	V
fxT	Oscillation frequency of crystal oscillator		32.768		kHz

DC electrical characteristics

Ta=0 - 70°C, Vcc=5V ±10% unless otherwise specified.

Item	Measurement		Values		
	conditions	Min.	TYP	Max.	Units
"8" input voltage		2.0		Vec	v
"L" input voltage		-0.3		0.8	v
"H" output voltage	IOH=-400µA	Z.4			v
"L" output voltage	Ior.=2nA			0.4	v
Input current	VI=0 - 5.5V			+10	μA
Output leakage current				+10	μA
Vcc power supply current	fxT=32.768kHz Vcc=2.2V			15	μA
Vcc power supply current	fXT=32.786kHz Vcc=5.0V (Note 2)			250	μA
	"H" input voltage "L" input voltage "H" output voltage "L" output voltage Input current Output leakage current Vcc power supply current Vcc power supply	conditions "H" input voltage "L" input voltage "H" output voltage IOH=-400µA "L" output voltage Iof=2nA Input current VI=0 - 5.5V Output leakage current Vcc power supply fXT=32.768kHz Vcc power supply fXT=32.786kHz Vcc power supply fXT=32.786kHz	conditionsMin."H" input voltage2.0"L" input voltage-0.3"H" output voltageIOH=-400µA2.4"L" output voltageInput currentVI=0 - 5.5VOutput leakageOutput leakagecurrentVcc power supplyfXT=32.768kHzVcc power supplyVcc power supplyfXT=32.786kHz	conditions Min. TYP "H" input voltage 2.0 "L" input voltage -0.3 "B" output voltage 10H=-400µA Z.4 Z.4 "L" output voltage Ior=2mA Input current VI=0 - 5.5V Output leakage	conditions Min. TYP Max. "H" input voltage 2.0 Vcc "L" input voltage -0.3 0.8 "B" output voltage IOH=-400µA 2.4 "L" output voltage Iof=2nA 0.4 Input current VI=0 - 5.5V +10 Output leakage 410 -10 current Vcc=2.2V 15 Vcc power supply fXT=32.786kHz 250

Note 1: current towards IC is considered positive (no sign)

Note 2: When connected to CPU (read/write cycle 10µs)



AC electrical characteristics

(Ta=0 - 70°C, Vcc=5V ±5% unloss otherwise specified)

Symbol		Measurement	Values			
			Min.	TYP	Nax.	Units
LAC	Address RD/WR delay time		170			ns
tcc	RD/WR pulse width		400		10000	ns
tCA	Address valid time af- ter RD/WR leading edge		10			ns
tRD	Data delay time after RD trailing edge				400	ns
tRDH	Data hold time after RD leading edge		D			ns
twoL	Data delay time after WR trailing edge				40	ns
tWD	Data hold time after WR leading edge		20			ns

AC electrical characteristics are as follows when Vcc=5V ±10%.

Symbol		conditions	Values			
			Min.	TYP	Max.	Units
tAC	Address RD/WR delay time		170			ns
tcc	RD/WR pulse width		450		10000	ns
tCA	Address valid time af- ter RD/WR leading edge		10			ns
trD	Data delay time after RD trailing edge				400	ns
trdH	Data hold time after RD leading edge		0			ne
twoL	Data delay time after WR trailing edge				40	ns
tWD	Data hold time after WR leading edge		20			ns

*Refer to the timing chart of page 51 to check the symbols.

Function of pins

Name of pin	No. of pin	Function
ζŝ. cs	1,2	External interface terminals, valid when $CS = H$ and $\overline{CS} = L$. CS is con- nected to the power-down detector of the peripheral circuitry and \overline{CS} to a CPU address decoder.
ADJ 3		For easy adjustment of the second counter without connection to a CPU. If ADJ is set to high when the second counter registers 0 - 20, the seconds are set to 0, and if ADJ is set to high when the second counter registers 30 - 59, the seconds are set to 0 and the minutes are incremented. This ter- minal is designed not for edge detection but for level detection. A minimum of 100 psec. is required for high-level adjustments.
∧u - ∧3	4, 3, 0, 7	Address terminals. Connected to address bus of CPU.
RD	8	I/O control terminal. Low when RP5COL is read by CPU.
GND	9	0V
WR	10	I/O control terminal. Low when RP5C01 is written by CPU.
D0 - D3	11,12,13,14	Bidirectional data bus. Connected to data bus of CPU.
ALARM	19	For output of alarm signal or 16HZ/1HZ clock signals. Open-drain output.
OSCIN,	16	For connection to 32.768kHz crystal
OSCOUT	17	oscillator circuit.
Vec	18	+5V power supply terminal





MODE	ЮМ	DE OG			
A3 - A1	Contents	D3	D2	Di	DO
0	1-sec counter	1000			
1	10-sec counter	x			
2	1-min counter				
3	10-min counter	x			
4	1-hour counter				
5	10-hour counter(Note 2)	x	x		
6	Day-of-the-week counter	x		1.	
7	1-day counter				
8	10-day counter	ж	x		
9	1-month counter	1			
A	10-month counter	x	x	x	
в	1-year counter				
С	10-year counter				
D	MODE Register	Timer EN	Alarm EN	MODE selector	
				M1	MO
Е	Test Register	Test 3	Test 2	Test 1	Test (
F	RESET CONCIONIEL	lHz ON	16Hz ON	Timer RESET	Alarm RESET

Address allocation of MODE 00 (Note 1)

X indicates that the counter may take any value during write operations, but always be 0 when read out.

MODE		MODE 01			
A3-A1	Contents	D3	D2	D1	Do
0		x	x	x	x
1		x	x	x	x
2	Alarm 1-min register				
3	Alarm 10-min register	x			
4	Alarm 1-hour register	1000			
5	Alarm 10-hour register	x	x		
6	Alarm day-of-the-week	x			
7	Alarm 1-day register				
8	Alarm 10-day register	x	x		1
9		x	x	x	х
A	12-hour/24-hour selector	x	x	x	
Ð	Leap-year counter	x	x		
С		x	x	x	×
D	Mode Register	Timer	Alarm	MODE se	elector
		EN	6B	101	нő
Ë	Test Register	Test 3	Test 2	Test 1	Test (
F	Reset Controller	TH2 ON	16Hz ON	Timer RESET	Alarm RESET

Address allocation of MODE 01 (Note 1)



(Note 1) MODE 01 is set by writing data (X,X,0,1) to address D.



MODE	MODE	MODE 10 (RAM)				MODE 11 (RAM)				
A3-A1	Contents			Contents						
0										
1				1						
2	block	10			block	11				
3										
4										
5	4 bit			4 bit						
6	x	x			x					
7	13			13						
8	8									
9	RAM				RAM					
A				1000						
В	- 3									
C										
D	Timer	Alarm	MODE s	elector	Timer	Alarm	MODE se	elector		
	EN	EN	Ml	MO	EN	EN	M1	MO		
E	Test	Test	Test	Test	Test	Test	Test	Test		
_	0	Z	1	9	3	4	1	U		
F	1HZ ON	I 6Hz ON	Timer RESET	Alarm RESET	THE	16Hz ON	Timer RESET			

Address allocation of NODE 10 and 11 (Note 1)



* Mode register (A3, A2, A1, A0) = (1,1,0,1) = D

D3	DZ	D1	DO
Timer	Alar	m	
EN	EN	M1	MD
		0	0 MODE 00: setting or reading time
		0	1 MODE Ol: setting or reading of Alarm
			data, 12/24 hour system, or
			leap year
		1	0 Writing to or reading Block 10 in RAM
		1	1 Writing to or reading Block 11 in RAM
	L		
			Set 0 to disable alarm cutput (16HZ/
			lHz clock signals not affected)
	110		
			seconds and subsequent counters.

- * The leap-year counter registers a leap year when D1 = D0 = 0. It simultaneously counts with the year counter.
- * The 12-hour/24-hour selector sets the 12-hour system when D0 = 0 and the 24-hour system when D0=1. PM or AM is selected when D1 in the 10-hour counter is 1 or 0, respectively (see page 47). * Reset controller 16Hz/1Hz clock register.

(A3, A2, A1, A0) = (1, 1, 1, 1) = F

- D0 1. respts all alarm registers and internal Alarm P/Fo.
- D1 = 1: resets the 15-stage dividers before the seconds register.
- D2 = 0: switches on the 16Hz clock pulse generated from the ALARM terminal.
- D3 = 0: switches on the 1Hz clock pulse generated from the ALARM terminal.
- * Addresses 0--D: able to read and write.
- * Addresses E--F: only able to write and OH always appears when read out.



Timing chart

WRITE CYCLE (CS = "H")



(Note 1) The RP5C01 accepts a WR signal when both CS = low and CS = high. The timing of CS is not specified, but because of the construction of the RP5C01, the WR signal in the above diagram should be taken as the CS·CS·WR signal. (For details, see the block diagram of the RP5C01 or Section 4 of these Application Notes.)

READ CYCLE (CS - "H")



(Note 2) The RP5C01 accepts an RD signal when both CS = low and CS = high, in the same way as for a WR signal. The RD signal in the above diagram should therefore be taken as the CS-CS-RD signal in the same way as the WE signal. (For details, see the block diagram of the RP5C01 or Section 4 of these Application Notes.)

Application Notes

- (1) Oscillator circuit
- (1-1) When constructing the oscillator circuit using a crystal oscillator.

The oscillator circuit should be constructed as shown in Fig. 1. External components needed are a resistor, a condenser, and a trimmer condenser for fine adjustment of the frequency. The oscillation frequency should be adjusted by altering the value of the trimmer condenser using the standard 16Hz or 1Hz clock signal output from the ALARM terminal.

When adjusting with the 16Hz signal:

Address: (A3, A2, A1, A0) = (1, 1, 1, 1)

Data: (1,0,0,0)

When adjusting with the 18z signal:

Address: (A3,A2,A1,A0) = (1,1,1,1) Data: (0,1,0,0)



C1 = 10PF--30PPr C2 = 30PFr (Note 3) K = 100Kir Crystal oscillator: Nihon Denga Kogyo MX387

Fig. 1

(Note 3) Different values of C1, C2, and R may be used, and the crystal oscillator is not definitely specified. The values of C1, C2, and R noted above are the best values for the NX38T oscillator used in the measurements carried out by Ricok. A bypass condenser set between pin 17 and GND is sometimes effective for external noise. Its value should be less than 60 PFr according to the measurements. For details, see Section 1 of these Application Notes.



(1-2) When using an external clock

when an external clock is used, the arrangement shown in Figs. 2-(a) and 2-(b) below should be adopted. The OSCIN terminal is not TTL-compatible but CMOS-compatible.

11 With CMOS inverter



Fig. 2-(a)

2) With TTL inverter



Fig. 2-(b)

(2) Input/output terminals and chip selection terminals

(2-1) Input/output terminals

Pull-up $(4.7-47k\Omega)$ or pull-down (160-300kD) resistors should be installed to fix the potentials of the I/O terminals during battery backup. (See Note 4 on page 55.)



(2-2) Chip select terminals

Two chip select terminals are provided. The CS terminal should be connected to the power-down detection circuit and the CS terminal to the CPU. CS is active when high and $\overline{\text{CS}}$ is active when high and $\overline{\text{CS}}$ is active when low.

(Note 4)

The values of the pull-up and pull-down resistors need not necessarily be those given above (4.7--47kg and 100--300kg, respectively), but they should be chosen so that the RP5C01's DC characteristics VIH, VIL, VOH and VOL are satisfied. These resistors are used to maintain the level of the I/O terminals (D0--D3) and the input terminals at any time (e.g., during battery backup), and they have the effect of reducing the current consumption during battery backup. It is immaterial whether pull-up or pull-down resistors are selected for any of the I/O or input terminals. However, it is recommended that pull-up resistors be used for CS, RD, and WR, since if pull-down resistors are used for these terminals, they will become active when the CPD is on hold (e.g., at DNA cycle, control lines of CS, RD, and WR start to float instantaneously) and this may lead to problems. The arrangement of resistors shown in Fig. 3 is an example only, and may be altered. For details, see Section 3 of these Application Notes.

(Note 5)

If terminal 15 (the KLARM terminal) is to be used during battery backup, it should be pulled up by the same battery power source as the RP5C01. If it is not to be used during battery backup, it should be pulled up by the system power source, which cannot supply voltage during power down,

TANDY 200 ROM INFORMATION USA/CANADA VERSION

These pages provide essential information for using ROM functions.

LCD Functions

Function Name Description LCDPUT Displays a character on the LCD at current cursor position. (Also RST 4) Entry condition: A – character to be dieplayed Exit condition: none		Entry Address (Hex.) 503C	
PLOT	Turn on pixel at specified location. Entry conditions: D = x coordinate (0-239) E - y coordinate (0-127) Exit condition: none		
UNPLOT Turn off pixel at specified location. Entry conditions: D = x coordinate (0-239) E = y coordinate (0-127) Exit condition: none		8D77	
POSIT Set cursor position. Entry conditions: H=column number (1-40) L=rew number (1-16) Exit condition: none		4F9B	
ESCA	Send specified Escape Code Sequence. Entry conditions: A= escape code Exit condition: none	4F8F	



Function Name	Description	Entry Address (Hex.)	Equiv. ESC
CRLF	Generate a Carriage Return and Line Feed on LCD	4F3E	-
HOME	Move cursor to Home position (1,1)	4F49	_
CLS	Clear display	4F4D	
SETSYS	Set system line (lock line 16, LABEL)	4F54	т
RSTSYS	RESET system line (unlock line 16, LABEL)	4F59	U
LOCK	Lock display (no scrolling)	4F5E	v
UNLOCK	Uniock display (scrolling)	41-63	w
CURSON	Turn on cursor	4F68	Р
CURSOF	Turn off cursor	4F6D	Q
DELLIN	Delete line at current cursor position	4F72	м
INSLIN	Insert a blank line at cursor	4F77	L
ERAEOL	Erase from cursor to end of line	4F7C	к
ENTREV	Set Reverse character mode	4F88	р
EXTREV	Turn off Reverse character mode	4F8D	q

Routines for Generating Common LCD Functions and Escape Codes

Variable and Status Locations

Address
EF06
EF07
FA30
FCAF

Keyboard Functions

Function Name	Description		(Hex.) Entry Address	
KYREAD	one.	ard for a key, return with or without	6D03	
	Entry conditi			
		ns: A = Character, if any		
	Z flag	 set if no key found reset if key found 		
	Carry	 set (character in code table below) 		
		 reset (normal character set code) 		
	Resister A	Key pressed F1		
	1	F2		
	2	F3		
	3	F4		
	4	F5		
	5	F6		
	6	F7		
	7	F8		
	8	LABEL		
	9	PRINT		
	OA	SHIFT-PRINT		
	ÖB	PASTE	and the second	
CHGET	Entry condi	et character from keyboard tions: none	12F7	
	Exit condition	ons: A = character code		
	Carry	 — set if special character 		
		 reset if normal character 		
	(F1 - F6 r o t	um proprogrammed strings)	1	
CHSNS	Check keyb Entry condi	board queue for characters tions: none	1404	
	Exit condition	ons: Z flag set if queue empty, reset if keys ponding		
KEYX	BREAK.	board queue for character or	8 B 31	
	Entry condi	itiona: none		
125 L	Exit condition	ons: Z flag set if queue empty,		
		reset if keys pending		
	Carry	- Set when BREAK entered		
		 Reset with any other key 		

Keyboard Functions

Function Name	Description	(Hex.) Entry Address	
BRKCHK Check for BREAK characters only (CTRL-C or -S) Entry conditions: none Exit conditions: Carry — set if BREAK or PAUSE entered — reset if no BREAK characters		8B4D	
INLIN	Get line from keyboard (terminated by ENTER) Entry conditions: none Exit conditions: data stored at location F685	54F6	

Using Function Keys Routines

The function table consists of character strings to be used by the keyboard driver when processing F1 - F8 keys. The strings have maximum length of 16 characters and are terminated by a "80" (Hex.) code. If the last character of the string is OR'ed with 80, the character will also serve as a terminator. The entire string will be placed in the keyboard buffer when the appropriate strings for all 8 keys are pressed. You must specify character strings for all 8 function keys (use the terminator bytes for any you wish to ignore).

Example of function table:

FCTAB	DEFM	'Files'	;	F1
	DEFW	0080		
	DEFM	'Load'	;	F2
	DEFB	80		
	DEFM	'Save'	;	F3
	DEFB	80	55507	
	DEFM	'Bun'	,	F4
	DEFW	0D80		
	DEFM	'List'	:	F5
	DEFW	0D80		
	DEFB	80	;	Ignore F6
	DEFB	80	;	Ignore F/
	DEFM	'Menu'	:	F8
	DEFW	OD80		

Function Name Description		(Hex.) Entry Address	
STFNK	Set function key definitions Entry conditions: HL = Address of function table (above) Exit conditions: none	6E20	
CLFNK	Clear function key definition table (fills with 80's) Entry conditions: none Exit conditions: none	6E1D	
DSPFNK	Display function keys Entry conditions: none Exit conditions: none	4FC7	
STDSPF	Set and display function keys Entry conditions: HL = Start address of function table Exit conditions: none	4FC4	
ERAFNK	Erase function key display Entry conditions: none Exit conditions: none	4FA9	
FNKSB	Display function table (if enabled) Entry conditions: none Exit conditions: none	6E42	

Printing Routines

Function Name	Description	(Hex.) Entry Address	
PRINTER	Send a character to the line printer Entry conditions: A = character to be printed Exit conditions: Carry — set if cancelled by BREAK — reset if normal return	84C9	
CHPLPT	Print character without expanding tab characters Entry conditions: A = character to be printed Exit condition:	1590	
OUTDLP	Print a character expanding tabs to spaces Entry conditions: A = character to be printed Exit conditions:	5A14	

Function Name	Description	(Hex.) Entry Address	
LCOPY	Print contents of LCD Entry conditions: none Exit conditions: none	2946	

RS232-C and MODEM Routines

Function Name	Description	(Hex.) Entry Address
DISHHC	Disconnect Phone Line Entry conditions: none Exit conditions: none	
CONHHC	Connect phone line Entry conditions: none Exit conditions: none	61D0
ATDIAL	Dial a specified phone number Entry conditions: HL = ph. number address Exit conditions: none	622B
RCVX	Check RS232C queue for characters Entry conditions: none Exit conditions: A = number of characters in queue Z flag — set if no data — reset if characters pending	8508
RV232C	Get a character from HS232 receive queue Entry conditions: none Exit conditions: A = character received Z flag — set if O.K. — reset if error (PE,FF, or OF) Carry — set if BREAK pressed, else reset	8519
SNDCQ	Send an XON resume character (CTL-Q) Entry conditions: none Exit conditions: none	8608
SNDCS	Send an XOFF pause character (CTL-S) Entry conditions: none Exit conditions: none	8617

Function Name	Descrip	(Hex.) Entry Address		
SD232C	Send a character to the RS232 or Modem (with XON/XOFF) Entry conditions: A = character to be sent		8643	
	Exit condi			
CARDET	Detect car	C.2.7.7.6 St.1. St. St. St. St. St. St. St. St. St. St	874A	
		ditions: none tions: A=0 if carrier		
		- set if carrier, else reset		
SNDCOM		aracter to RS232-C or modern	8629	
		ON/XOFF flow control)		
	Entry condi	ditions: C = character to be sent		
		- set if BREAK pressed, else reset		
BAUDST	Set Baud	86AD		
	Entry cond Exit condi	Entry conditions: H = Baud rate (1-9, M) Exit conditions: none		
INZCOM		IS232-C and Modem ditions: H = Baud rate (1-9) L = USART configuration code	86DF	
		USART = 8251		
	Carry	sot if RS232-C		
	Exit condi	– reset if modem tions: none		
	BIT(S)	Description		
	0-1	Baud rate: 00 = None, 10 = X1 01 =) 11 = X64		
	2-3 Word length: 00=5, 10=6, 01=7, 11=8			
	4	Parity enable: 0 = Disable 1 = Enable		
	6-7	5 Parity setting: 0 = ODD 1 = Even 6-7 Specifies number of Stop Bits: 00 = None 10 = 1 01 = 1.5, 11 = 2		
	The text string containing the current STAT setting is located at EF3CH (7 bytes): Baud, Length, Parity, Stop bits, XON/			
		tch, Ignore control and Ignore LF.		

Function Name	Description	(Hex.) Entry Address
SETSER	Set serial interface parameters and activate RS232-C/Modem Entry conditions: HL = start address of ASCII string containing parameters terminated by a binary zero ('78E1ENN,0). Syntax same as in Telecom's STAT Carry — set for RS232-C — reset for Modem Exit conditions: none	191D
CLSCOM	Deactivate RS232-C/Modem Entry conditions: none Exit conditions: none	87B5

Cassette Recorder Routines

Function Name	Description	(Hex.) Entry Address
DATAR	Read character from cassette (no checksum) Entry Conditions: none Exit conditions: D = character from cassette Carry — Set if BREAK pressed, else reset	88B3
CTON	Turn motor on Entry conditions: none Exit conditions: none	15C0
CTOFF	Turn motor off Entry conditions: none Exit conditions: none	1502
CASIN	Read a character from cassette and update checksum Entry conditions: C = current checksum Exit conditions: A = character C = contains the updated checksum	15C8
	Send characters to cassette and update checksum Entry conditions: A = character to be sent C = current checksum Exit conditions: C = updated checksum	15D9

Function Name	Description	(Hex.) Entry Address
SYNCW	Write cassette header and sync byte only Entry conditions: none Exit conditions: Carry — Set if BREAK pressed, else reset	87D1
SYNCR	Read cassette header and sync byte only Entry conditions: none Exit conditions: Carry — set if BREAK pressed, else reset	8810
DATAW	Write a character to cassette (no checksum) Entry conditions: A = character to be sent Exit conditions: Carry — set if BREAK pressed, else reset	87E6

RAM Files Routines

The Directory Table (located at F252) contains all file location, type, and status information.

Each file is managed by an 11-bytes directory entry in the format:

Byte 1	:	Directory Flag (for file type and status)
Byte 2-3	1	Address of file
Byte 4-11	:	8 Byte filename

The Directory Flag contains the following information:

Bit 7 (MSB)	1 if a valid entry
Bit 6	1 for ASCII text file (DO)
Bit 5 Bit 4	1 for Machine language (CO) 1 for ROM file
Bit 3	1 for invisible file
Bit 2	reserved for future use
Bit 1	reserved for future use
Bit 0	internal use only

Function Name	Description	(Hex.) Entry Address	
MAKTXT	Create a text file Entry conditions: filename (max. 8 bytes) must be stored in FILNAM(F746). DO' extension not required Exit conditions: HL = TOP address of new file DE = address of Directory entry (Flag) Carry — set if file already exists — reset if new file	2D7C	
CHKDC	Search for file in directory Entry conditions: DE = address of filename to find (ASCII filename + 0 byte terminator) Exit conditions: HL = start address (TOP) of file Z Flag — 0 (file found) 1 (file not found)	6E4D	
GTXTTB	Get top address of file Entry conditions: HL = address of directory entry for file Exit conditions: HL = TOP start address of file	6E8C	
KILASC	Kill a text (DO) file Entry conditions: DE = file TOP start address HL = address of directory entry (flag) Exit conditions: none	2AB5	
INSCHR	Insert a character in a file Entry conditions: A = character to insert HL = address to insert character Exit conditions: HL = +1 Carry — set if out of memory	829C	
MAKHOL	Insert a specified number of spaces in a file Entry conditions: BC = number of spaces to insert HI = address to insert spaces Exit conditions: HL & BC are preserved Carry — set if out of memory	82A8	
MASDEL	Delete specified number of characters Entry conditions: BC = number of characters to delete HL = address of deletion Exit conditions: HL & BC are preserved	82DA	

Other Routines

Function Name	Description	(Hex.) Entry Address	
INITIO	Cold start recet Entry condition: none Exit condition: none	841C	
IOINIT	Warm start Menu Entry condition: none Exit condition: none	8439	
MENU	Go to Main Menu Entry conditions: none Exit conditions: none	67A4	
MUSIC	Make tone (see owner's manual for frequency and duration information) Entry conditions: DE = frequency (0 - 16383) B = duration (0 - 255) Exit conditions: none	8BC0	
TIME	Read system TIME Entry conditions: HL = address of 8 byte area for TIME Exit conditions: HL = TIME (hh:mm:ss)	1A7E	
DATE	Read system DATE Entry conditions: HL = address of 8 byte area for DATE Exit conditions: HL = DATE (mm/dd/yy)	1A9E	
DAY	Boad system DAY of the week Entry conditions: HL = address of 3 byte area for DAY Exit conditions: HL = DAY (add)	1AC5	